



SMART 3 ADVANCED BOOT BLOCK

4-MBIT, 8-MBIT, 16-MBIT

FLASH MEMORY FAMILY

28F400B3, 28F800B3, 28F160B3

28F008B3, 28F016B3

- **Flexible SmartVoltage Technology**
 - 2.7 V–3.6 V Read/Program/Erase
 - 12 V V_{PP} Fast Production Programming
- **2.7 V or 1.65 V I/O Option**
 - Reduces Overall System Power
- **High Performance**
 - 2.7 V–3.6 V: 90 ns Max Access Time
 - 3.0 V–3.6 V: 80 ns Max Access Time
- **Optimized Block Sizes**
 - Eight 8-KB Blocks for Data, Top or Bottom Locations
 - Up to Thirty-One 64-KB Blocks for Code
- **Block Locking**
 - V_{CC}-Level Control through WP#
- **Low Power Consumption**
 - 10 mA Typical Read Current
- **Absolute Hardware-Protection**
 - V_{PP} = GND Option
 - V_{CC} Lockout Voltage
- **Extended Temperature Operation**
 - -40 °C to +85 °C
- **Flash Data Integrator Software**
 - Flash Memory Manager
 - System Interrupt Manager
 - Supports Parameter Storage, Streaming Data (e.g., Voice)
- **Automated Program and Block Erase**
 - Status Registers
- **Extended Cycling Capability**
 - Minimum 100,000 Block Erase Cycles Guaranteed
- **Automatic Power Savings Feature**
 - Typical I_{CCS} after Bus Inactivity
- **Reset/Deep Power-Down**
 - 1 μA I_{CC} Typical
 - Spurious Write Lockout
- **Standard Surface Mount Packaging**
 - 48-Ball μBGA* Package
 - 48-Lead TSOP Package
 - 40-Lead TSOP Package
- **Footprint Upgradeable**
 - Upgradeable from 2-, 4- and 8-Mbit Boot Block
- **ETOX™ V (0.4 μ) Flash Technology**

The new Smart 3 Advanced Boot Block, manufactured on Intel's latest 0.4 μ technology, represents a feature-rich solution at overall lower system cost. Smart 3 flash memory devices incorporate low voltage capability (2.7 V read, program and erase) with high-speed, low-power operation. Several new features have been added, including the ability to drive the I/O at 1.8 V, which significantly reduces system active power and interfaces to 1.8 V controllers. A new blocking scheme enables code and data storage within a single device. Add to this the Intel-developed Flash Data Integrator (FDI) software and you have the most cost-effective, monolithic code plus data storage solution on the market today. Smart 3 Advanced Boot Block products will be available in 40-lead and 48-lead TSOP and 48-ball μBGA* packages. Additional information on this product family can be obtained by accessing Intel's WWW page: <http://www.intel.com/design/flcomp>.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F400B3, 28F800/008B3, 28F160/016B3 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

*Third-party brands and names are the property of their respective owners.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
P.O. Box 5937
Denver, CO 80217-9808

or call 1-800-548-4725
or visit Intel's Website at <http://www.intel.com>

CONTENTS

	PAGE		PAGE
1.0 INTRODUCTION	5	3.6 Power-Up/Down Operation.....	21
1.1 Smart 3 Advanced Boot Block Flash Memory Enhancements	5	3.6.1 RP# Connected to System Reset	21
1.2 Product Overview	6	3.6.2 V _{CC} , V _{PP} and RP# Transitions	22
2.0 PRODUCT DESCRIPTION.....	6	3.7 Power Supply Decoupling	22
2.1 Package Pinouts	6	4.0 ELECTRICAL SPECIFICATIONS.....	23
2.2 Block Organization	11	4.1 Absolute Maximum Ratings.....	23
2.2.1 Parameter Blocks	11	4.2 Operating Conditions.....	24
2.2.2 Main Blocks	11	4.3 Capacitance	24
3.0 PRINCIPLES OF OPERATION	11	4.4 DC Characteristics	25
3.1 Bus Operation	12	4.5 AC Characteristics —Read Operations	28
3.1.1 Read.....	13	4.6 AC Characteristics —Write Operations.....	30
3.1.2 Output Disable.....	13	4.7 Program and Erase Timings	31
3.1.3 Standby	13	5.0 RESET OPERATIONS	33
3.1.4 Deep Power-Down / Reset	13	6.0 ORDERING INFORMATION.....	34
3.1.5 Write.....	13	7.0 ADDITIONAL INFORMATION	35
3.2 Modes of Operation.....	13	APPENDIX A: Write State Machine Current/Next States.....	35
3.2.1 Read Array	14	APPENDIX B: Access Time vs. Capacitive Load.....	36
3.2.2 Read Identifier	15	APPENDIX C: Architecture Block Diagram	37
3.2.3 Read Status Register	15	APPENDIX D: Smart 3 Advanced Boot Block Memory Maps	38
3.2.4 Program Mode.....	16	APPENDIX E: Program and Erase Flowcharts	42
3.2.5 Erase Mode	17		
3.3 Block Locking.....	20		
3.3.1 WP# = V _{IL} for Block Locking.....	20		
3.3.2 WP# = V _{IH} for Block Unlocking	20		
3.4 V _{PP} Program and Erase Voltages	20		
3.4.1 V _{PP} = V _{IL} for Complete Protection	20		
3.5 Power Consumption.....	21		
3.5.1 Active Power	21		
3.5.2 Automatic Power Savings (APS)	21		
3.5.3 Standby Power	21		
3.5.4 Deep Power-Down Mode.....	21		

REVISION HISTORY

Number	Description
-001	Original version
-002	<p>Section 3.4, <i>V_{PP} Program and Erase Voltages</i>, added</p> <p>Updated Figure 9: <i>Automated Block Erase Flowchart</i></p> <p>Updated Figure 10: <i>Erase Suspend/Resume Flowchart</i> (added program to table)</p> <p>Updated Figure 16: <i>AC Waveform: Program and Erase Operations</i> (updated notes)</p> <p>I_{PPR} maximum specification change from ±25 μA to ±50 μA</p> <p>Program and Erase Suspend Latency specification change</p> <p>Updated Appendix A: <i>Ordering Information</i> (included 8M and 4M information)</p> <p>Updated Figure, Appendix D: <i>Architecture Block Diagram</i> (Block info. in words not bytes)</p> <p>Minor wording changes</p>
-003	<p>Combined byte-wide specification (previously 290605) with this document</p> <p>Improved speed specification to 80 ns (3.0 V) and 90 ns (2.7 V)</p> <p>Improved 1.8 V I/O option to minimum 1.65 V (Section 3.4)</p> <p>Improved several DC characteristics (Section 4.4)</p> <p>Improved several AC characteristics (Sections 4.5 and 4.6)</p> <p>Combined 2.7 V and 1.8 V DC characteristics (Section 4.4)</p> <p>Added 5 V V_{PP} read specification (Section 3.4)</p> <p>Removed 120 ns and 150 ns speed offerings</p> <p>Moved <i>Ordering Information</i> from Appendix to Section 6.0; updated information</p> <p>Moved <i>Additional Information</i> from Appendix to Section 7.0</p> <p>Updated figure Appendix B, <i>Access Time vs. Capacitive Load</i></p> <p>Updated figure Appendix C, <i>Architecture Block Diagram</i></p> <p>Moved Program and Erase Flowcharts to Appendix E</p> <p style="padding-left: 40px;">Updated <i>Program Flowchart</i></p> <p style="padding-left: 40px;">Updated <i>Program Suspend/Resume Flowchart</i></p> <p>Minor text edits throughout.</p>

1.0 INTRODUCTION

This datasheet contains the specifications for the Advanced Boot Block flash memory family, which is optimized for low power, portable systems. This family of products features 1.65 V–2.5 V or 2.7 V–3.6 V I/Os and a low V_{CC}/V_{PP} operating range of 2.7 V–3.6 V for read, program, and erase operations. In addition this family is capable of fast programming at 12 V. Throughout this document, the term “2.7 V” refers to the full voltage range 2.7 V–3.6 V (except where noted otherwise) and “ $V_{PP} = 12 V$ ” refers to 12 V $\pm 5\%$. Section 1.0 and 2.0 provide an overview of the flash memory family including applications, pinouts and pin descriptions. Section 3.0 describes the memory organization and operation for these products. Sections 4.0 and 5.0 contain the operating specifications. Finally, Sections 6.0 and 7.0 provide ordering and other reference information.

1.1 Smart 3 Advanced Boot Block Flash Memory Enhancements

The Smart 3 Advanced Boot Block flash memory features

- Enhanced blocking for easy segmentation of code and data or additional design flexibility
- Program Suspend to Read command
- V_{CCQ} input of 1.65 V–2.5 V on all I/Os. See Figures 1 through 4 for pinout diagrams and V_{CCQ} location
- Maximum program and erase time specification for improved data storage.

Table 1. Smart 3 Advanced Boot Block Feature Summary

Feature	28F008B3, 28F016B3	28F400B3, 28F800B3, 28F160B3	Reference
V_{CC} Read Voltage	2.7 V– 3.6 V		Section 4.2, 4.4
V_{CCQ} I/O Voltage	1.65 V–2.5 V or 2.7 V– 3.6 V		Section 4.2, 4.4
V_{PP} Program/Erase Voltage	2.7 V– 3.6 V or 11.4 V– 12.6 V		Section 4.2, 4.4
Bus Width	8-bit	16 bit	Table 2
Speed	80 ns, 90 ns, 100 ns, 110 ns		Section 4.5
Memory Arrangement	1024-Kbit x 8 (8-Mbit), 2048-Kbit x 8 (16-Mbit)	256-Kbit x 16 (4-Mbit), 512-Kbit x 16 (8-Mbit), 1024-Kbit x 16 (16-Mbit)	Figure 1 Figure 2
Blocking (top or bottom)	Eight 8-Kbyte parameter blocks and Seven 64-Kbyte blocks (4-Mbit) or Fifteen 64-Kbyte blocks (8-Mbit) or Thirty-one 64-Kbyte main blocks (16-Mbit)		Section 2.2 Appendix D
Locking	WP# locks/unlocks parameter blocks All other blocks protected using V_{PP}		Section 3.3 Table 8
Operating Temperature	Extended: –40 °C to +85 °C		Section 4.2, 4.4
Program/Erase Cycling	100,000 cycles		Section 4.2, 4.4
Packages	40-lead TSOP, 48-Ball μ BGA* CSP	48-Lead TSOP, 48-Ball μ BGA CSP	Figure 3, Figure 4, Figure 5, Figure 6

1.2 Product Overview

Intel provides the most flexible voltage solution in the flash industry, providing three discrete voltage supply pins: V_{CC} for read operation, V_{CCQ} for output swing, and V_{PP} for program and erase operation. All Smart 3 Advanced Boot Block flash memory products provide program/erase capability at 2.7 V or 12 V [for fast production programming] and read with V_{CC} at 2.7 V. Since many designs read from the flash memory a large percentage of the time, 2.7 V V_{CC} operation can provide substantial power savings.

The Smart 3 Advanced Boot Block flash memory products are available in either x8 or x16 packages in the following densities:

- 4-Mbit (4,194,304-bit) flash memory organized as 256-Kwords of 16 bits each
- 8-Mbit (8,388,608-bit) flash memory organized as 512-Kwords of 16 bits each or 1024 Kbytes of 8-bits each
- 16-Mbit (16,777,216-bit) flash memory organized as 1024-Kwords of 16 bits each or 2048 Kbytes of 8-bits each

The parameter blocks are located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map in order to accommodate different microprocessor protocols for kernel code location. The upper two (or lower two) parameter blocks can be locked to provide complete code security for system initialization code. Locking and unlocking is controlled by WP# (see Section 3.3 for details).

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the flash memory. The internal Write State Machine

(WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verification, thereby unburdening the microprocessor or microcontroller. The status register indicates the status of the WSM by signifying block erase or word program completion and status.

The Smart 3 Advanced Boot Block flash memory is also designed with an Automatic Power Savings (APS) feature which minimizes system current drain, allowing for very low power designs. This mode is entered following the completion of a read cycle (approximately 300 ns later).

The RP# pin provides additional protection against unwanted command writes that may occur during system reset and power-up/down sequences due to invalid system bus conditions (see Section 3.6).

Section 3.0 gives detailed explanation of the different modes of operation. Complete current and voltage specifications can be found in the *DC Characteristics* section. Refer to *AC Characteristics* for read, program and erase performance specifications.

2.0 PRODUCT DESCRIPTION

This section explains device pin description and package pinouts.

2.1 Package Pinouts

The Smart 3 Advanced Boot Block flash memory is available in 40-lead TSOP (x8, Figure 1), 48-lead TSOP (x16, Figure 2) and 48-ball μ BGA packages (x8 and x16, Figure 3 and Figure 4 respectively). In all figures, pin changes necessary for density upgrades have been circled.




Figure 1. 8-Mbit/16-Mbit 40-Lead TSOP Package




Figure 2. 4-, 8-, 16-Mbit 48-Lead TSOP Package




Figure 3. 8-Mbit/16-Mbit 48-Ball μ BGA* Chip Size Package (8-bit version)




Figure 4. 8-Mbit/16-Mbit 48-Ball μ BGA* Chip Size Package (16-bit version)

The pin descriptions table details the usage of each device pin.

Table 2. Smart 3 Advanced Boot Block Pin Descriptions

Symbol	Type	Name and Function
A ₀ –A ₂₀	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a program or erase cycle. 28F008B3: A[0-19], 28F016B3: A[0-20], 28F400B3: A[0-17], 28F800B3: A[0-18], 28F160B3: A[0-19]
DQ ₀ –DQ ₇	INPUT/OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program command. Inputs commands to the Command User Interface when CE# and WE# are active. Data is internally latched. Outputs array, intelligent identifier and status register data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled.
DQ ₈ –DQ ₁₅	INPUT/OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program command. Data is internally latched. Outputs array and intelligent identifier data. The data pins float to tri-state when the chip is de-selected.
CE#	INPUT	CHIP ENABLE: Activates the internal control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high de-selects the memory device and reduces power consumption to standby levels.
OE#	INPUT	OUTPUT ENABLE: Enables the device's outputs through the data buffers during an array or status register read. OE# is active low.
WE#	INPUT	WRITE ENABLE: Controls writes to the command register and memory array. WE# is active low. Addresses and data are latched on the rising edge of the second WE# pulse.
RP#	INPUT	RESET/DEEP POWER-DOWN: Uses two voltage levels (V _{IL} , V _{IH}) to control reset/deep power-down. When RP# is at logic low, the device is in reset/deep power-down mode, which drives the outputs to High-Z, resets the Write State Machine, and minimizes current levels (I _{CCD}) When RP# is at logic high, the device is in standard operation. When RP# transitions from logic-low to logic-high, the device defaults to the read array mode.
WP#	INPUT	WRITE PROTECT: Provides a method for locking and unlocking the two lockable parameter blocks. When WP# is at logic low, the lockable blocks are locked, preventing program and erase operations to those blocks. If a program or erase operation is attempted on a locked block, SR.1 and either SR.4 [program] or SR.5 [erase] will be set to indicate the operation failed. When WP# is at logic high, the lockable blocks are unlocked and can be programmed or erased. See Section 3.3 for details on write protection.

Table 2. Smart 3 Advanced Boot Block Pin Descriptions (Continued)

Symbol	Type	Name and Function
V _{CCQ}	INPUT	OUTPUT V_{CC} : Enables all outputs to be driven to 1.8 V – 2.5 V while the V _{CC} is at 2.7 V. If the V _{CC} is regulated to 2.7 V–2.85 V, V _{CCQ} can be as low as 1.65V to achieve lowest power operation (see Section 4.4, <i>DC Characteristics</i>). This input may be tied directly to V _{CC} (2.7 V–3.6 V).
V _{CC}		DEVICE POWER SUPPLY : 2.7 V–3.6 V
V _{PP}		PROGRAM/ERASE POWER SUPPLY : Supplies power for program and erase operations. V _{PP} may be the same as V _{CC} (2.7 V–3.6 V) for single supply voltage operation. For fast programming at manufacturing, 11.4 V–12.6 V may be supplied to V _{PP} . This pin cannot be left floating. Applying 11.4 V–12.6 V to V _{PP} can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V _{PP} may be connected to 12 V for a total of 80 hours maximum (see Section 3.4 for details). V _{PP} < V _{PPLK} protects memory contents against inadvertent or unintended program and erase commands.
GND		GROUND : For all internal circuitry. All ground inputs must be connected.
NC		NO CONNECT : Pin may be driven or left floating.

2.2 Block Organization

The Smart 3 Advanced Boot Block is an asymmetrically-blocked architecture that enables system integration of code and data within a single flash device. Each block can be erased independently of the others up to 100,000 times. For the address locations of each block, see the memory maps in Appendix D.

2.2.1 PARAMETER BLOCKS

The Smart 3 Advanced Boot Block flash memory architecture includes parameter blocks to facilitate storage of frequently updated small parameters (e.g., data that would normally be stored in an EEPROM). By using software techniques, the word-rewrite functionality of EEPROMs can be emulated. Each device contains eight parameter blocks of 8-Kbytes/4-Kwords (8192 bytes/4,096 words) each.

2.2.2 MAIN BLOCKS

After the parameter blocks, the remainder of the array is divided into equal size main blocks (65,536 bytes / 32,768 words) for data or code storage. The 4-Mbit device has seven main blocks; 8-Mbit device contains fifteen main blocks, and each 16-Mbit flash has thirty-one main blocks.

3.0 PRINCIPLES OF OPERATION

Flash memory combines EEPROM functionality with in-circuit electrical program and erase capability. The Smart 3 Advanced Boot Block flash memory family utilizes a Command User Interface (CUI) and automated algorithms to simplify program and erase operations. The CUI allows for 100% CMOS-level control inputs and fixed power supplies during erasure and programming.

When $V_{PP} < V_{PPLK}$, the device will only execute the following commands successfully: Read Array, Read Status Register, Clear Status Register and Read Intelligent Identifier. The device provides standard EEPROM read, standby and output disable operations. Manufacturer identification and device identification data can be accessed through the CUI. All functions associated with altering memory contents, namely program and erase, are accessible via the CUI. The internal Write State Machine (WSM) completely automates program and erase operations while the CUI signals the start of an operation and the status register reports status. The CUI handles the $WE\#$ interface to the data and address latches, as well as system status requests during WSM operation.

3.1 Bus Operation

Smart 3 Advanced Boot Block flash memory devices read, program and erase in-system via the local CPU or microcontroller. All bus cycles to or from the flash memory conform to standard microcontroller bus cycles. Four control pins dictate the data flow in and out of the flash component: $CE\#$, $OE\#$, $WE\#$ and $RP\#$. These bus operations are summarized in Table 3.

Table 3. Bus Operations⁽¹⁾

Mode	Notes	$RP\#$	$CE\#$	$OE\#$	$WE\#$	$WP\#$	DQ_{0-15}
Read (array, status, ID)	2–4	V_{IH}	V_{IL}	V_{IL}	V_{IH}	X	D_{OUT}
Output Disable	2	V_{IH}	V_{IL}	V_{IH}	V_{IH}	X	High Z
Standby	2, 7	V_{IH}	V_{IH}	X	X	X	High Z
Deep Power-Down	2, 7	V_{IL}	X	X	X	X	High Z
Write (Program/Erase)	2, 5–7	V_{IH}	V_{IL}	V_{IH}	V_{IL}	X	D_{IN}

NOTES:

1. 8-bit devices use only $DQ[0:7]$, 16-bit devices use $DQ[0:15]$
2. X must be V_{IL} , V_{IH} for control pins and addresses, V_{PP1} , V_{PP2} , V_{PP3} , V_{PP4} for V_{PP} .
3. See *DC Characteristics* for V_{PPLK} , V_{PP1} , V_{PP2} , V_{PP3} , V_{PP4} voltages.
4. Manufacturer and device codes may also be accessed via a CUI write sequence, $A_1-A_{19} = X$. See Table 5 for device IDs.
5. Refer to Table 6 for valid D_{IN} during a write operation.
6. Command writes for block erase or word program are only executed when $V_{PP} = V_{PPH1}$ or V_{PPH2} . To program or erase the lockable blocks, hold $WP\#$ at V_{IH} . See Section 3.3.
7. $RP\#$ must be at $GND \pm 0.2$ V to meet the maximum deep power-down current specified.

3.1.1 READ

The flash memory has three read modes available: read array, read identifier, and read status. These modes are accessible independent of the V_{PP} voltage. The appropriate read mode command must be issued to the CUI to enter the corresponding mode. Upon initial device power-up or after exit from deep power-down mode, the device automatically defaults to read array mode.

CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control; when active it enables the flash memory device. OE# is the data output control and it drives the selected memory data onto the I/O bus. For all read modes, WE# and RP# must be at V_{IH} . Figure 7 illustrates a read cycle.

3.1.2 OUTPUT DISABLE

With OE# at a logic-high level (V_{IH}), the device outputs are disabled. The output pins are placed in a high-impedance state.

3.1.3 STANDBY

Deselecting the device by bringing CE# to a logic-high level (V_{IH}) places the device in standby mode, which substantially reduces device power consumption. In standby, outputs are placed in a high-impedance state independent of OE#. If deselected during program or erase operation, the device continues to consume active power until the program or erase operation is complete.

3.1.4 DEEP POWER-DOWN / RESET

RP# at V_{IL} initiates the deep power-down mode, sometimes referred to as reset mode.

From read mode, RP# going low for time t_{PLPH} deselects the memory, turns off all internal circuits, and places all output drivers in a high-impedance state.

After return from power-down, a time t_{PHQV} is required until outputs are valid. A delay (t_{PHWL} or t_{PHEL}) is required after return from power-down before a write sequence can be initiated. After this wake-up interval, normal operation is restored. The CUI resets to read array mode, and the status register is set to 80H (see Section 5.0).

If RP# is taken low for time t_{PLPH} during a program or erase operation, the operation will be aborted and the memory contents at the aborted location are no longer valid. After returning from an aborted operation, time t_{PHQV} (read) or t_{PHWL}/t_{PHEL} (write) must be met before a read or write operation is initiated.

3.1.5 WRITE

A write is any command that alters the contents of the memory array. There are two write commands: Program (40H) and Erase (20H). Writing either of these commands to the internal Command User Interface (CUI) initiates a sequence of internally-timed functions that culminate in the completion of the requested task (unless that operation is aborted [RP# being driven to V_{IL} for time t_{PLRH}] or suspended).

The CUI does not occupy an addressable memory location. Instead, commands are written into the CUI using standard microprocessor write timings when WE# and CE# are low, OE# = V_{IH} , and the proper address and data (command) are presented. The command is latched on the rising edge of the WE# or CE# pulse, whichever occurs first. Figure 8 illustrates a write operation.

Device operations are selected by writing specific commands into the CUI. Table 4 defines the available commands. Appendix A provides detailed information on moving between the different modes of operation.

3.2 Modes of Operation

The flash memory has three read modes and two write modes. The read modes are read array, read identifier, and read status. The write modes are program and block erase. Three additional modes

(erase suspend to program, erase suspend to read and program suspend to read) are available only during suspended operations. These modes are reached using the commands summarized in Table 4. A comprehensive chart showing the state transitions is in Appendix A.

3.2.1 READ ARRAY

When RP# transitions from V_{IL} (reset) to V_{IH}, the device will be in the read array mode and will respond to the read control inputs (CE#, address inputs, and OE#) without any commands being written to the CUI.

When the device is in the read array mode, four control signals must be controlled to obtain data at the outputs.

- WE# must be logic high (V_{IH})
- CE# must be logic low (V_{IL})
- OE# must be logic low (V_{IL})
- RP# must be logic high (V_{IH})

In addition, the address of the desired location must be applied to the address pins.

If the device is not in read array mode, as would be the case after a program or erase operation, the Read Array command (FFH) must be written to the CUI before array reads can take place.

Table 4. Command Codes and Descriptions

Code	Device Mode	Description
00, 01, 60, 2F, C0	Invalid/ Reserved	Unassigned commands that should not be used. Intel reserves the right to redefine these codes for future functions.
FF	Read Array	Places the device in read array mode, such that array data will be output on the data pins.
40	Program Set-Up	This is a two-cycle command. The first cycle prepares the CUI for a program operation. The second cycle latches addresses and data information and initiates the WSM to execute the Program algorithm. The flash outputs status register data when CE# or OE# is toggled. A Read Array command is required after programming to read array data. See Section 3.2.4.
10	Alternate Program Set-Up	(See 40H/Program Set-Up)
20	Erase Set-Up	Prepares the CUI for the Erase Confirm command. If the next command is not an Erase Confirm command, then the CUI will (a) set both SR.4 and SR.5 of the status register to a "1," (b) place the device into the read status register mode, and (c) wait for another command. See Section 3.2.5.
D0	Erase Confirm	If the previous command was an Erase Set-Up command, then the CUI will close the address and data latches, and begin erasing the block indicated on the address pins. During erase, the device will only respond to the Read Status Register and Erase Suspend commands. The device will output status register data when CE# or OE# is toggled.
	Program / Erase Resume	If a program or erase operation was previously suspended, this command will resume that operation

Table 4. Command Codes and Descriptions (Continued)

Code	Device Mode	Description
B0	Program / Erase Suspend	Issuing this command will begin to suspend the currently executing program/erase operation. The status register will indicate when the operation has been successfully suspended by setting either the program suspend (SR.2) or erase suspend (SR.6) and the WSM status bit (SR.7) to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except RP#, which will immediately shut down the WSM and the remainder of the chip if it is driven to V _{IL} . See Sections 3.2.4.1 and 3.2.5.1.
70	Read Status Register	This command places the device into read status register mode. Reading the device will output the contents of the status register, regardless of the address presented to the device. The device automatically enters this mode after a program or erase operation has been initiated. See Section 3.2.3.
50	Clear Status Register	The WSM can set the block lock status (SR.1), V _{PP} status (SR.3), program status (SR.4), and erase status (SR.5) bits in the status register to "1," but it cannot clear them to "0." Issuing this command clears those bits to "0."
90	Read Identifier	Puts the device into the intelligent identifier read mode, so that reading the device will output the manufacturer and device codes (A ₀ = 0 for manufacturer, A ₀ = 1 for device, all other address inputs are ignored). See Section 3.2.2.

NOTE: See Appendix A for mode transition information.

3.2.2 READ IDENTIFIER

To read the manufacturer and device codes, the device must be in read identifier mode, which can be reached by writing the Read Identifier command (90H). Once in read identifier mode, A₀ = 0 outputs the manufacturer's identification code and A₀ = 1 outputs the device identifier (see Table 5). To return to read array mode, write the Read Array command (FFH).

Table 5. Read Identifier Table

Size	Mfr. ID	Device Identifier	
		-T (Top Boot)	-B (Bot. Boot)
28F400B3	0089H	8894H	8895H
28F008B3	0089H	D2	D3
28F800B3		8892H	8893H
28F016B3	0089H	D0	D1
28F160B3		8890H	8891H

3.2.3 READ STATUS REGISTER

The device status register indicates when a program or erase operation is complete and the success or failure of that operation. To read the status register issue the Read Status Register (70H) command to the CUI. This causes all subsequent read operations to output data from the status register until another command is written to the CUI. To return to reading from the array, issue the Read Array (FFH) command.

The status register bits are output on DQ₀-DQ₇. The upper byte, DQ₈-DQ₁₅, outputs 00H during a Read Status Register command.

The contents of the status register are latched on the falling edge of OE# or CE#. This prevents possible bus errors which might occur if status register contents change while being read. CE# or OE# must be toggled with each subsequent status read, or the status register will not indicate completion of a program or erase operation.

When the WSM is active, SR.7 will indicate the status of the WSM; the remaining bits in the status register indicate whether or not the WSM was successful in performing the desired operation (see Table 7).

3.2.3.1 Clearing the Status Register

The WSM sets status bits 1 through 7 to “1,” and clears bits 2, 6 and 7 to “0,” but cannot clear status bits 1 or 3 through 5 to “0.” Because bits 1, 3, 4 and 5 indicate various error conditions, these bits can only be cleared through the Clear Status Register (50H) command. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several addresses or erasing multiple blocks in sequence) before reading the status register to determine if an error occurred during that series. Clear the status register before beginning another command or sequence. Note, again, that the Read Array command must be issued before data can be read from the memory array.

3.2.4 PROGRAM MODE

Programming is executed using a two-write sequence. The Program Setup command (40H) is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute the following sequence of internally timed events:

1. Program the desired bits of the addressed memory.
2. Verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within an address location being changed to a “0.” If the user attempts to program “1”s, there will be no change of the memory cell contents and no error occurs.

The status register indicates programming status: while the program sequence is executing, bit 7 is “0.” The status register can be polled by toggling either CE# or OE#. While programming, the only valid commands are Read Status Register, Program Suspend, and Program Resume.

When programming is complete, the Program Status bits should be checked. If the programming operation was unsuccessful, bit SR.4 of the status register is set to indicate a program failure. If SR.3 is set then V_{PP} was not within acceptable limits, and the WSM did not execute the program command. If SR.1 is set, a program operation was attempted to a locked block and the operation was aborted.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, to prevent inadvertent status register reads, be sure to reset the CUI to read array mode.

3.2.4.1 Suspending and Resuming Program

The Program Suspend halts the in-progress program operation to read data from another location of memory. Once the programming process starts, writing the Program Suspend command to the CUI requests that the WSM suspend the program sequence (at predetermined points in the program algorithm). The device continues to output status register data after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 will determine when the program operation has been suspended (both will be set to “1”). t_{WHRH1}/t_{EHRH1} specify the program suspend latency.

A Read Array command can now be written to the CUI to read data from blocks other than that which is suspended. The only other valid commands, while program is suspended, are Read Status Register and Program Resume. After the Program Resume command is written to the flash memory, the WSM will continue with the program process and status register bits SR.2 and SR.7 will automatically be cleared. After the Program Resume command is written, the device automatically outputs status register data when read (see Appendix E for *Program Suspend and Resume Flowchart*). V_{PP} must remain at the same V_{PP} level used for program while in program suspend mode. RP# must also remain at V_{IH} .

3.2.5 ERASE MODE

To erase a block, write the Erase Set-up and Erase Confirm commands to the CUI, along with an address identifying the block to be erased. This address is latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1." Only one block can be erased at a time.

After the Erase Confirm command is given, the WSM will execute the following sequence of internally timed events:

1. Program all bits within the block to "0."
2. Verify that all bits within the block are sufficiently programmed to "0."
3. Erase all bits within the block to "1."
4. Verify that all bits within the block are sufficiently erased.

While the erase sequence is executing, bit 7 of the status register is a "0."

When the status register indicates that erasure is complete, check the erase status bit to verify that the erase operation was successful. If the erase operation was unsuccessful, SR.5 of the status register will be set to a "1," indicating an erase failure. If V_{PP} was not within acceptable limits after the Erase Confirm command was issued, the WSM will not execute the erase sequence; instead, SR.5 of the status register is set to indicate an erase error, and SR.3 is set to a "1" to identify that V_{PP} supply voltage was not within acceptable limits.

After an erase operation, clear the status register (50H) before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, to prevent inadvertent status register reads, it is advisable to reset the flash to read array after the erase is complete.

3.2.5.1 Suspending and Resuming Erase

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from or program data to another block in memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the WSM pause the erase sequence at a predetermined point in the erase algorithm. The status register will indicate if/when the erase operation has been suspended.

A Read Array/Program command can now be written to the CUI in order to read data from/program data to blocks other than the one currently suspended. The Program command can subsequently be suspended to read yet another array location. The only valid commands while erase is suspended are Erase Resume, Program, Read Array, Read Status Register, or Read Identifier. During erase suspend mode, the chip can be placed in a pseudo-standby mode by taking CE# to V_{IH} . This reduces active current consumption.

Erase Resume continues the erase sequence when CE# = V_{IL} . As with the end of a standard erase operation, the status register must be read and cleared before the next instruction is issued.

Table 6. Command Bus Definitions^(1, 4)

Command	Notes	First Bus Cycle			Second Bus Cycle		
		Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	X	FFH			
Read Identifier	2	Write	X	90H	Read	IA	ID
Read Status Register		Write	X	70H	Read	X	SRD
Clear Status Register		Write	X	50H			
Program	3	Write	X	40H / 10H	Write	PA	PD
Block Erase/Confirm		Write	X	20H	Write	BA	D0H
Program/Erase Suspend		Write	X	B0H			
Program/Erase Resume		Write	X	D0H			

NOTES: **PA:** Program Address **PD:** Program Data **BA:** Block Address
IA: Identifier Address **ID:** Identifier Data **SRD:** Status Register Data

1. Bus operations are defined in Table 3.
2. Following the Intelligent Identifier command, two read operations access manufacturer and device codes. $A_0 = 0$ for manufacturer code, $A_0 = 1$ for device code.
3. Either 40H or 10H command is valid although the standard is 40H.
4. When writing commands to the device, the upper data bus [DQ₈–DQ₁₅] should be either V_{IL} or V_{IH} , to minimize current draw.

Table 7. Status Register Bit Definition

WSMS	ESS	ES	PS	VPPS	PSS	BLS	R
7	6	5	4	3	2	1	0
NOTES:							
SR.7 = WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy				Check Write State Machine bit first to determine word program or block erase completion, before checking program or erase status bits.			
SR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase In Progress/Completed				When erase suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1." ESS bit remains set at "1" until an Erase Resume command is issued.			
SR.5 = ERASE STATUS (ES) 1 = Error In Block Erasure 0 = Successful Block Erase				When this bit is set to "1," WSM has applied the max. number of erase pulses to the block and is still unable to verify successful block erasure.			
SR.4 = PROGRAM STATUS (PS) 1 = Error in Word Program 0 = Successful Word Program				When this bit is set to "1," WSM has attempted but failed to program a word.			
SR.3 = V _{PP} STATUS (VPPS) 1 = V _{PP} Low Detect, Operation Abort 0 = V _{PP} OK				The V _{PP} status bit does not provide continuous indication of V _{PP} level. The WSM interrogates V _{PP} level only after the Program or Erase command sequences have been entered, and informs the system if V _{PP} has not been switched on. The V _{PP} is also checked before the operation is verified by the WSM. The V _{PP} status bit is not guaranteed to report accurate feedback between V _{PP} max. and V _{PP} min.			
SR.2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed				When program suspend is issued, WSM halts execution and sets both WSMS and PSS bits to "1." PSS bit remains set to "1" until a Program Resume command is issued.			
SR.1 = Block Lock Status 1 = Program/Eraser attempted on locked block; Operation aborted 0 = No operation to locked blocks				If a program or erase operation is attempted to one of the locked blocks, this bit is set by the WSM. The operation specified is aborted and the device is returned to read status mode.			
SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)				This bit is reserved for future use and should be masked out when polling the Status Register.			

3.3 Block Locking

The Smart 3 Advanced Boot Block flash memory architecture features two hardware-lockable parameter blocks.

3.3.1 WP# = V_{IL} FOR BLOCK LOCKING

The lockable blocks are locked when WP# = V_{IL}; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two parameter blocks (blocks #37 and #38 for the 16-Mbit, blocks #21 and #22 for the 8-Mbit, and blocks #13 and #14 for the 4-Mbit) are lockable. For the bottom configuration, the bottom two parameter blocks (blocks #0 and #1 for 4-/8-/16-Mbit) are lockable. Unlocked blocks can be programmed or erased normally (unless V_{PP} is below V_{PPLK}).

3.3.2 WP# = V_{IH} FOR BLOCK UNLOCKING

WP# = V_{IH} unlocks all lockable blocks.

These blocks can now be programmed or erased.

Note that RP# does not override WP# locking as in previous Boot Block devices. WP# controls all block locking and V_{PP} provides protection against spurious writes. Table 8 defines the write protection methods.

Table 8. Write Protection Truth Table for Advanced Boot Block Flash Memory Family

V _{PP}	WP#	RP#	Write Protection Provided
X	X	V _{IL}	All Blocks Locked
V _{IL}	X	V _{IH}	All Blocks Locked
≥ V _{PPLK}	V _{IL}	V _{IH}	Lockable Blocks Locked
≥ V _{PPLK}	V _{IH}	V _{IH}	All Blocks Unlocked

3.4 V_{PP} Program and Erase Voltages

Intel's Smart 3 products provide in-system programming and erase at 2.7 V. For customers requiring fast programming in their manufacturing environment, Smart 3 includes an additional low-cost 12 V programming feature.

The 12 V V_{PP} mode enhances programming performance during the short period of time typically found in manufacturing processes; however, it is not intended for extended use. 12 V may be applied to V_{PP} during program and erase operations for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12 V for a total of 80 hours maximum. Stressing the device beyond these limits may cause permanent damage.

During read operations or idle times, V_{PP} may be tied to a 5 V supply. For program and erase operations, a 5 V supply is not permitted. The V_{PP} must be supplied with either 2.7 V–3.6 V or 11.4V – 12.6 V during program and erase operations.

3.4.1 V_{PP} = V_{IL} FOR COMPLETE PROTECTION

The V_{PP} programming voltage can be held low for complete write protection of all blocks in the flash device. When V_{PP} is below V_{PPLK}, any program or erase operation will result in an error, prompting the corresponding status register bit (SR.3) to be set.

3.5 Power Consumption

Intel Flash devices have a three-tiered approach to power savings that can significantly reduce overall system power consumption. The Automatic Power Savings (APS) feature reduces power consumption when the device is idle. If the CE# is deasserted, the flash enters its standby mode, where current consumption is even lower. If RP# = V_{IL} the flash enters a deep power-down mode, where current is at a minimum. The combination of these features can minimize overall memory power consumption, and therefore, overall system power consumption.

3.5.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logic-high level, the device is in the active mode. Refer to the DC Characteristics tables for I_{CC} current values. Active power is the largest contributor to overall system power consumption. Minimizing the active current could have a profound effect on system power consumption, especially for battery-operated devices.

3.5.2 AUTOMATIC POWER SAVINGS (APS)

Automatic Power Savings provides low-power operation during read mode. After data is read from the memory array and the address lines are quiescent, APS circuitry places the device in a mode where typical current is comparable to I_{CCS} . The flash stays in this static state with outputs valid until a new location is read.

3.5.3 STANDBY POWER

With CE# at a logic-high level (V_{IH}) and the device in read mode, the flash memory is in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs are placed in a high-impedance state independent of the status of the OE# signal. If CE# transitions to a logic-high level during erase or program operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.

System engineers should analyze the breakdown of standby time versus active time and quantify the respective power consumption in each mode for their specific application. This will provide a more accurate measure of application-specific power and energy requirements.

3.5.4 DEEP POWER-DOWN MODE

The deep power-down mode is activated when RP# = V_{IL} ($GND \pm 0.2 V$). During read modes, RP# going low de-selects the memory and places the outputs in a high impedance state. Recovery from deep power-down requires a minimum time of t_{PHQV} (see *AC Characteristics—Read Operations*).

During program or erase modes, RP# transitioning low will abort the in-progress operation. The memory contents of the address being programmed or the block being erased are no longer valid as the data integrity has been compromised by the abort. During deep power-down, all internal circuits are switched to a low power savings mode (RP# transitioning to V_{IL} or turning off power to the device clears the status register).

3.6 Power-Up/Down Operation

The device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply, V_{PP} or V_{CC} , powers-up first.

3.6.1 RP# CONNECTED TO SYSTEM RESET

The use of RP# during system reset is important with automated program/erase devices since the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization will not occur because the flash memory may be providing status information instead of array data. Intel recommends connecting RP# to the system CPU RESET# signal to allow proper CPU/flash initialization following system reset.

System designers must guard against spurious writes when $V_{CC} > V_{LKO}$ and $V_{PP} > V_{PPLK}$. Since both WE# and CE# must be low for a command write, driving either signal to V_{IH} will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP# is brought to V_{IH} , regardless of the state of the control inputs. By holding the device in reset (RP# connected to system PowerGood) during power-up/down, invalid bus conditions during

power-up can be masked, providing yet another level of memory protection.

3.6.2 V_{CC}, V_{PP} AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by V_{PP} or CE# transitions or WSM actions. Its default state upon power-up, after exit from deep power-down mode or after V_{CC} transitions above V_{LKO} (lockout voltage), is read array mode.

After any program or block erase operation is complete (even after V_{PP} transitions down to V_{PPLK}), the CUI must be reset to read array mode via the Read Array command if access to the flash memory array is desired.

3.7 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling. System designers should consider three supply current issues:

1. Standby current levels (I_{CCS})
2. Active current levels (I_{CCR})
3. Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1 μF ceramic capacitor connected between each V_{CC} and GND, and between its V_{PP} and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

4.0 ELECTRICAL SPECIFICATIONS

4.1 Absolute Maximum Ratings*

Extended Operating Temperature

During Read	-40 °C to +85 °C
During Block Erase and Program.....	-40 °C to +85 °C
Temperature Under Bias	-40 °C to +85 °C

Storage Temperature..... -65 °C to +125 °C

Voltage on Any Pin

(except V_{CC} , V_{CCQ} and V_{PP})
with Respect to GND -0.5 V to +5.0 V⁽¹⁾

V_{PP} Voltage (for Block

Erase and Program)
with Respect to GND -0.5 V to +13.5 V^(1,2,4)

V_{CC} and V_{CCQ} Supply Voltage

with Respect to GND -0.2 V to +5.0 V⁽¹⁾

Output Short Circuit Current..... 100 mA⁽³⁾

NOTES:

1. Minimum DC voltage is -0.5 V on input/output pins, with allowable undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins is $V_{CC} + 0.5V$, with allowable overshoot to $V_{CC} + 2.0 V$ for periods < 20 ns.
2. Maximum DC voltage on V_{PP} may overshoot to +14.0 V for periods < 20 ns.
3. Output shorted for no more than one second. No more than one output shorted at a time.
4. V_{PP} Program voltage is normally 2.7 V-3.6 V.

NOTICE: This datasheet contains preliminary information on new products in production. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

* **WARNING:** *Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.*

4.2 Operating Conditions

Symbol	Parameter	Notes	Min	Max	Units
T_A	Operating Temperature		-40	+85	°C
V_{CC1}	V _{CC} Supply Voltage	1	2.7	3.6	Volts
V_{CC2}			2.7	2.85	
V_{CC3}			2.7	3.3	
V_{CCQ1}	I/O Supply Voltage	1	2.7	3.6	Volts
V_{CCQ2}			1.65	2.5	
V_{CCQ3}			1.8	2.5	
V_{PP1}	Program and Erase Voltage	1	2.7	3.6	Volts
V_{PP2}			2.7	2.85	
V_{PP3}			2.7	3.3	
V_{PP4}		2, 3	11.4	12.6	
Cycling	Block Erase Cycling	3	100,000		Cycles

NOTES:

- V_{CC1} , V_{CCQ1} , and V_{PP3} must share the same supply when all three are between 2.7 V and 3.6 V.
- During read operations or idle time, 5 V may be applied to V_{PP} indefinitely. V_{PP} must be at valid levels for program and erase operations
- Applying $V_{PP} = 11.4\text{ V} - 12.6\text{ V}$ during a program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details.

4.3 Capacitance

$T_A = 25\text{ °C}$, $f = 1\text{ MHz}$

Sym	Parameter	Notes	Typ	Max	Units	Conditions
C_{IN}	Input Capacitance	1	6	8	pF	$V_{IN} = 0\text{ V}$
C_{OUT}	Output Capacitance	1	10	12	pF	$V_{OUT} = 0\text{ V}$

NOTE:

- Sampled, not 100% tested.

4.4 DC Characteristics(1)

Sym	Parameter	V _{CC}	2.7 V–3.6 V		2.7V–2.85V		2.7 V–3.3 V		Unit	Test Conditions
		V _{CCQ}	2.7 V–3.6 V		1.65V–2.5V		1.8V–2.5V			
		Note	Typ	Max	Typ	Max	Typ	Max		
I _{LI}	Input Load Current	6		± 1		± 1		± 1	µA	V _{CC} = V _{CC} Max V _{CCQ} = V _{CCQ} Max V _{IN} = V _{CCQ} or GND
I _{LO}	Output Leakage Current	6		± 10		± 10		± 10	µA	V _{CC} = V _{CC} Max V _{CCQ} = V _{CCQ} Max V _{IN} = V _{CCQ} or GND
I _{CCS}	V _{CC} Standby Current	6	18	35	20	50	150	250	µA	V _{CC} = V _{CC} Max CE# = RP# = V _{CC} or during Program/ Erase Suspend
I _{CCD}	V _{CC} Power-Down Current	6	7	20	7	20	7	20	µA	V _{CC} = V _{CC} Max V _{CCQ} = V _{CCQ} Max V _{IN} = V _{CCQ} or GND RP# = GND ± 0.2 V
I _{CCR}	V _{CC} Read Current	4,6	10	18	8	15	9	15	mA	V _{CC} = V _{CC} Max V _{CCQ} = V _{CCQ} Max OE# = V _{IH} , CE# = V _{IL} f = 5 MHz, I _{OUT} = 0mA Inputs = V _{IL} or V _{IH}
I _{CCW}	V _{CC} Program Current	3,6	8	20	8	20	8	20	mA	V _{PP} = V _{PP1, 2, 3, 4} Program in Progress
I _{CCE}	V _{CC} Erase Current	3,6	8	20	8	20	8	20	mA	V _{PP} = V _{PP1, 2, 3, 4} Erase in Progress
I _{PPD}	V _{PP} Deep Power-Down Current		0.2	5	0.2	5	0.2	5	µA	RP# = GND ± 0.2 V
I _{PPR}	V _{PP} Read Current		2	±15	2	±15	2	±15	µA	V _{PP} ≤ V _{CC}
		3	50	200	50	200	50	200	µA	V _{PP} > V _{CC}
I _{PPW}	V _{PP} Program Current	3	10	35	10	35	10	35	mA	V _{PP} = V _{PP1, 2, 3} Program in Progress
			2	10	2	10	2	10	mA	V _{PP} = V _{PP4} Program in Progress
I _{PPE}	V _{PP} Erase Current	3	12	25	13	25	13	25	mA	V _{PP} = V _{PP1, 2, 3} Program in Progress
			8	25	8	25	8	25	mA	V _{PP} = V _{PP4} Program in Progress
I _{PPES} I _{PPWS}	V _{PP} Erase Suspend Current	3	50	200	50	200	50	200	µA	V _{PP} = V _{PP1, 2, 3, 4} Program or Erase Suspend in Progress

PRELIMINARY

4.4 DC Characteristics(Continued)

Sym	Parameter	Note	V _{CC} 2.7 V–3.6 V		2.7 V–2.85 V		2.7 V–3.3 V		Unit	Test Conditions
			Min	Max	Min	Max	Min	Max		
V _{IL}	Input Low Voltage		-0.4	0.4	-0.2	0.2	-0.2	0.2	V	
V _{IH}	Input High Voltage		V _{CCQ} -0.4V		V _{CCQ} -0.2V		V _{CCQ} -0.2V		V	
V _{OL}	Output Low Voltage			0.10	-0.10	0.10	-0.10	0.10	V	V _{CC} = V _{CCMin} V _{CCQ} = V _{CCQMin} I _{OL} = 100 μA
V _{OH}	Output High Voltage		V _{CCQ} -0.1V		V _{CCQ} -0.1V		V _{CCQ} -0.1V		V	V _{CC} = V _{CCMin} V _{CCQ} = V _{CCQMin} I _{OH} = -100 μA
V _{PPLK}	V _{PP} Lock-Out Voltage	2	1.5	1.5		1.5		1.5	V	Complete Write Protection
V _{PP1}	V _{PP} during Program and Erase Operations	2	2.7	3.6					V	
V _{PP2}		2			2.7	2.85			V	
V _{PP3}		2					2.7	3.3	V	
V _{PP4}		2,5	11.4	12.6	11.4	12.6	11.4	12.6	V	
V _{LKO}	V _{CC} Prog/Erase Lock Voltage		1.5		1.5		1.5		V	
V _{LKO2}	V _{CCQ} Prog/Erase Lock Voltage		1.2		1.2		1.2		V	

NOTES:

- All currents are in RMS unless otherwise noted. Typical values at nominal V_{CC}, T_A = +25 °C.
- Erase and program are inhibited when V_{PP} < V_{PPLK} and not guaranteed outside the valid V_{PP} ranges of V_{PP1}, V_{PP2}, and V_{PP3}. For read operations or during idle time, a 5 V supply may be applied to V_{PP} indefinitely. However, V_{PP} must be at valid levels for program and erase operations.
- Sampled, not 100% tested.
- Automatic Power Savings (APS) reduces I_{CCR} to approximately standby levels in static operation.
- Applying V_{PP} = 11.4 V–12.6 V during program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details. For read operations or during idle time, a 5 V supply may be applied to V_{PP} indefinitely. However, V_{PP} must be at valid levels for program and erase operations.
- Since each column lists specifications for a different V_{CC} and V_{CCQ} voltage range combination, the test conditions V_{CCMax}, V_{CCQMax}, V_{CCMin}, and V_{CCQMin} refer to the maximum or minimum V_{CC} or V_{CCQ} voltage listed at the top of each column.




Figure 5. Input Range and Measurement Points




Figure 6. Test Configuration

Test Configuration Component Values for Worst Case Speed Conditions

Test Configuration	C_L (pF)	R_1 (Ω)	R_2 (Ω)
VCCQ1 Standard Test	50	25 K	25 K
VCCQ2 Standard Test	50	16.7 K	16.7 K

NOTE:
 C_L includes jig capacitance.

4.5 AC Characteristics —Read Operations⁽¹⁾

		Product	3.0 V–3.6 V	80 ns		100 ns		110 ns		Unit		
				2.7 V–3.6 V	90 ns		110 ns					
#	Sym	Parameter	Note	Min	Max	Min	Max	Min	Max	Min	Max	Unit
R1	t _{AVAV}	Read Cycle Time		80		90		100		110		ns
R2	t _{AVQV}	Address to Output Delay			80		90		100		110	ns
R3	t _{ELQV}	CE# to Output Delay	2		80		90		100		110	ns
R4	t _{GLQV}	OE# to Output Delay	2		30		30		30		30	ns
R5	t _{PHQV}	RP# to Output Delay			600		600		600		600	ns
R6	t _{ELQX}	CE# to Output in Low Z	3	0		0		0		0		ns
R7	t _{GLQX}	OE# to Output in Low Z	3	0		0		0		0		ns
R8	t _{EHQZ}	CE# to Output in High Z	3		25		25		25		25	ns
R9	t _{GHQZ}	OE# to Output in High Z	3		25		25		25		25	ns
R10	t _{OH}	Output Hold from Address, CE#, or OE# Change, Whichever Occurs First	3	0		0		0		0		ns

NOTES:

1. See AC Waveform: Read Operations.
2. OE# may be delayed up to t_{ELQV}–t_{GLQV} after the falling edge of CE# without impact on t_{ELQV}.
3. Sampled, but not 100% tested.




Figure 7. AC Waveform: Read Operations

0580_07

4.6 AC Characteristics —Write Operations⁽¹⁾

#	Symbol	Parameter	Note	3.0 V – 3.6 V		80		100		Unit
				2.7 V – 3.6 V		90		110		
				Min	Min	Min	Min	Min		
W1	t_{PHWL} / t_{PHEL}	RP# High Recovery to WE# (CE#) Going Low		600	600	600	600	600	ns	
W2	t_{ELWL} / t_{WLEL}	CE# (WE#) Setup to WE# (CE#) Going Low		0	0	0	0	0	ns	
W3	t_{ELEH} / t_{WLWH}	WE# (CE#) Pulse Width	4	70	70	70	70	70	ns	
W4	t_{DVWH} / t_{DVEH}	Data Setup to WE# (CE#) Going High	2	50	50	60	60	60	ns	
W5	t_{AVWH} / t_{AVEH}	Address Setup to WE# (CE#) Going High	2	70	70	70	70	70	ns	
W6	t_{WHEH} / t_{EHWH}	CE# (WE#) Hold Time from WE# (CE#) High		0	0	0	0	0	ns	
W7	t_{WHDX} / t_{EHDX}	Data Hold Time from WE# (CE#) High	2	0	0	0	0	0	ns	
W8	t_{WHAX} / t_{EHAX}	Address Hold Time from WE# (CE#) High	2	0	0	0	0	0	ns	
W9	t_{WHWL} / t_{EHEL}	WE# (CE#) Pulse Width High	4	30	30	30	30	30	ns	
W10	t_{VPWH} / t_{VPEH}	V_{PP} Setup to WE# (CE#) Going High	3	200	200	200	200	200	ns	
W11	t_{QVVL}	V_{PP} Hold from Valid SRD	3	0	0	0	0	0	ns	

NOTES:

1. Read timing characteristics during program suspend and erase suspend are the same as during read-only operations.
2. Refer to command definition table (Table 6) for valid A_N or D_{IN} .
3. Sampled, but not 100% tested.
4. Write pulse width (t_{WP}) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence, $t_{WP} = t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$. Similarly, Write pulse width high (t_{WPH}) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes low first). Hence, $t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$.

4.7 Program and Erase Timings

Symbol	Parameter	V _{PP}	2.7 V–3.6 V		11.4 V–12.6 V		Unit
		Note	Typ ⁽¹⁾	Max	Typ ⁽¹⁾	Max	
t _{BWPB}	8-KB Parameter Block Program Time (Byte)	2, 3	0.16	0.48	0.08	0.24	s
	4-KW Parameter Block Program Time (Word)	2, 3	0.10	0.30	0.03	0.12	s
t _{BWMB}	64-KB Main Block Program Time (Byte)	2, 3	1.2	3.7	0.6	1.7	s
	32-KW Main Block Program Time(Word)	2, 3	0.8	2.4	0.24	1	s
t _{WHQV1} / t _{EHQV1}	Byte Program Time	2, 3	17	165	8	185	μs
	Word Program Time	2, 3	22	200	8	185	μs
t _{WHQV2} / t _{EHQV2}	8-KB Parameter Block Erase Time (Byte)	2, 3	1	5	0.8	4.8	s
	4-KW Parameter Block Erase Time (Word)	2, 3	0.5	5	0.4	4.8	s
t _{WHQV3} / t _{EHQV3}	64-KB Main Block Erase Time (Byte)	2, 3	1	8	1	7	s
	32-KW Main Block Erase Time (Word)	2, 3	1	8	0.6	7	s
t _{WHRH1} / t _{EHRH1}	Program Suspend Latency		5	10	5	10	μs
t _{WHRH2} / t _{EHRH2}	Erase Suspend Latency		5	20	6	12	μs

NOTES:

1. Typical values measured at nominal voltages and T_A = +25 °C.
2. Excludes external system-level overhead.
3. Sampled, not 100% tested.




Figure 8. AC Waveform: Program and Erase Operations

5.0 RESET OPERATIONS




Figure 9. AC Waveform: Deep Power-Down/Reset Operation

Reset Specifications

Symbol	Parameter	Notes	V _{CC} = 2.7 V–3.6 V		Unit
			Min	Max	
t _{PLPH}	RP# Low to Reset during Read (If RP# is tied to V _{CC} , this specification is not applicable)	1,3	100		ns
t _{PLRH}	RP# Low to Reset during Block Erase or Program	2,3		22	μs

NOTES:

1. If t_{PLPH} is <100 ns the device may still RESET but this is not guaranteed.
2. If RP# is asserted while a block erase or word program operation is not executing, the reset will complete within 100 ns.
3. Sampled, but not 100% tested.

6.0 ORDERING INFORMATION

T	E	2	8	F	1	6	0	B	3	T	1	2	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---

Package
TE = 40-Lead/48-Lead TSOP
GT = 48-Ball μ BGA* CSP

Product line designator
for all Intel Flash products

Device Density
160 = x16 (16 Mbit)
800 = x16 (8 Mbit)
400 = x 16 (4 Mbit)

016 = x8 (16 Mbit)
008 = x8 (8 Mbit)

Access Speed (ns)
(100, 120, 150)

T = Top Blocking
B = Bottom Blocking

Product Family
B3 = Smart 3 Advanced Boot Block
 $V_{CC} = 2.7\text{ V} - 3.6\text{ V}$
 $V_{PP} = 2.7\text{ V} - 3.6\text{ V}$ or $11.4\text{ V} - 12.6\text{ V}$

VALID COMBINATIONS

		40-Lead TSOP	48-Ball μBGA* CSP⁽¹⁾	48-Lead TSOP	48-Ball μBGA CSP⁽¹⁾
Extended 16M	TE28F016B3T90	GT28F016B3T90	TE28F160B3T90	GT28F160B3T90	
	TE28F016B3B90	GT28F016B3B90	TE28F160B3B90	GT28F160B3B90	
	TE28F016B3T110	GT28F016B3T110	TE28F160B3T110	GT28F160B3T110	
	TE28F016B3B110	GT28F016B3B110	TE28F160B3B110	GT28F160B3B110	
Extended 8M	TE28F008B3T90	GT28F008B3T90	TE28F800B3T90	GT28F800B3T90	
	TE28F008B3B90	GT28F008B3B90	TE28F800B3B90	GT28F800B3B90	
	TE28F008B3T110	GT28F008B3T110	TE28F800B3T110	GT28F800B3T110	
	TE28F008B3B110	GT28F008B3B110	TE28F800B3B110	GT28F800B3B110	
Extended 4M			TE28F400B3T110		
			TE28F400B3B110		

NOTE:

1. The 48-Ball μ BGA package top side mark reads F160B3 [or F800B3]. This mark is identical for both x8 and x16 products. All product shipping boxes or trays provide the correct information regarding bus architecture, however once the devices are removed from the shipping media, it may be difficult to differentiate based on the top side mark. The device identifier (accessible through the Device ID command: see Section 3.2.2 for further details) enables x8 and x16 μ BGA package product differentiation.

7.0 ADDITIONAL INFORMATION(1,2)

Order Number	Document/Tool
210830	<i>1997 Flash Memory Databook</i>
	<i>Smart 3 Advanced Boot Block Algorithms ('C' and assembly)</i> http://developer.intel.com/design/flcomp
Contact your Intel Representative	<i>Flash Data Integrator (FDI) Software Developer's Kit</i>
297874	<i>FDI Interactive: Play with Intel's Flash Data Integrator on Your PC</i>

NOTE:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.
2. Visit Intel's World Wide Web home page at <http://www.intel.com> or <http://developer.intel.com> for technical documentation and tools.


APPENDIX A

WRITE STATE MACHINE CURRENT/NEXT STATES

Current State	SR.7	Data When Read	Command Input (and Next State)									
			Read Array (FFH)	Program Setup (40/10H)	Erase Setup (20H)	Erase Confirm (D0H)	Program / Erase Susp. (B0H)	Program / Erase Resume (D0)	Read Status (70H)	Clear Status (50H)	Read ID (90H)	
Read Array	"1"	Array	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read Identifier	
Program Setup	"1"	Status	Pgm. ¹	Program (Command input = Data to be programmed)								
Program (Not Comp.)	"0"	Status	Program			Pgm Susp. to Status	Program					
Program (Complete)	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read Identifier	
Program Suspend to Status	"1"	Status	Prog. Susp. to Array	Program Suspend to Array		Program	Program Susp. to Array	Program	Prog. Susp. to Status	Program Suspend to Array		
Program Suspend to Array	"1"	Array	Prog. Susp. to Array	Program Suspend to Array		Program	Program Susp. to Array	Program	Prog. Susp. to Status	Prog. Susp. to Array	Prog. Susp. to Array	
Erase Setup	"1"	Status	Erase Command Error			Erase	Erase Cmd. Err.	Erase	Erase Command Error			
Erase Cmd. Error	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read Identifier	
Erase (Not Comp)	"0"	Status	Erase				Ers. Susp. to Status	Erase				
Erase (Complete)	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read Identifier	
Erase Suspend to Status	"1"	Status	Erase Susp. to Array	Program Setup	Erase Susp. to Array	Erase	Erase Susp. to Array	Erase	Erase Susp. to Status	Erase Suspend to Array		
Erase. Susp. to Array	"1"	Array	Erase Susp. to Array	Program Setup	Erase Susp. to Array	Erase	Erase Susp. to Array	Erase	Erase Susp. to Status	Erase Suspend to Array		
Read Status	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read Identifier	
Read Identifier	"1"	ID	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read Identifier	

1. You cannot program "1"s to the flash. Writing FFH following the Program Setup will initiate the internal program algorithm of the WSM. Although the algorithm will execute, array data is not changed. The WSM returns to read status mode without reporting any error. Assuming $V_{PP} > V_{PPLK}$ writing a second FFH while in read status mode will return the flash to read array mode.

APPENDIX B ACCESS TIME VS. CAPACITIVE LOAD (t_{AVQV} vs. C_L)




This chart shows a derating curve for device access time with respect to capacitive load. The value in the *DC Characteristics* section of the specification corresponds to $C_L = 50$ pF.

NOTE:

Sampled, but not 100% tested

PRELIMINARY

APPENDIX C ARCHITECTURE BLOCK DIAGRAM



APPENDIX D SMART 3 ADVANCED BOOT BLOCK MEMORY MAPS

See the following pages.

16-Mbit Advanced Boot Block			8-Mbit Advanced Boot Block			16-Mbit Advanced Boot Block			8-Mbit Advanced Boot Block		
1FFFFF	8-Kbyte Block	38	FFFFF	8-Kbyte Block	22	1FFFFF	64-Kbyte Block	38	FFFFF	64-Kbyte Block	22
1FE000	8-Kbyte Block	37	FE000	8-Kbyte Block	21	1F0000	64-Kbyte Block	37	F0000	64-Kbyte Block	21
1FDFFF	8-Kbyte Block	36	FDFFF	8-Kbyte Block	20	1E0000	64-Kbyte Block	36	E0000	64-Kbyte Block	20
1FC000	8-Kbyte Block	35	FC000	8-Kbyte Block	19	1D0000	64-Kbyte Block	35	D0000	64-Kbyte Block	19
1FBFFF	8-Kbyte Block	34	FBFFF	8-Kbyte Block	18	1CFFFF	64-Kbyte Block	34	CFFFF	64-Kbyte Block	18
1FA000	8-Kbyte Block	33	FA000	8-Kbyte Block	17	1C0000	64-Kbyte Block	33	C0000	64-Kbyte Block	17
1F9FFF	8-Kbyte Block	32	F9FFF	8-Kbyte Block	16	1BFFFF	64-Kbyte Block	32	BFFFF	64-Kbyte Block	16
1F8000	8-Kbyte Block	31	F8000	8-Kbyte Block	15	1B0000	64-Kbyte Block	31	B0000	64-Kbyte Block	15
1F7FFF	8-Kbyte Block	30	F7FFF	8-Kbyte Block	14	1AFFFF	64-Kbyte Block	30	AFFFF	64-Kbyte Block	14
1F6000	8-Kbyte Block	29	F6000	8-Kbyte Block	13	1A0000	64-Kbyte Block	29	A0000	64-Kbyte Block	13
1F5FFF	8-Kbyte Block	28	F5FFF	8-Kbyte Block	12	19FFFF	64-Kbyte Block	28	9FFFF	64-Kbyte Block	12
1F4000	8-Kbyte Block	27	F4000	8-Kbyte Block	11	190000	64-Kbyte Block	27	90000	64-Kbyte Block	11
1F3FFF	8-Kbyte Block	26	F3FFF	8-Kbyte Block	10	18FFFF	64-Kbyte Block	26	8FFFF	64-Kbyte Block	10
1F2000	8-Kbyte Block	25	F2000	8-Kbyte Block	9	180000	64-Kbyte Block	25	80000	64-Kbyte Block	9
1F1FFF	8-Kbyte Block	24	F1FFF	8-Kbyte Block	8	17FFFF	64-Kbyte Block	24	7FFFF	64-Kbyte Block	8
1F0000	64-Kbyte Block	23	F0000	8-Kbyte Block	7	170000	64-Kbyte Block	23	70000	64-Kbyte Block	7
1EFFFF	64-Kbyte Block	22	EFFFF	64-Kbyte Block	6	16FFFF	64-Kbyte Block	22	6FFFF	64-Kbyte Block	6
1E0000	64-Kbyte Block	21	E0000	64-Kbyte Block	5	160000	64-Kbyte Block	21	60000	64-Kbyte Block	5
1DFFFF	64-Kbyte Block	20	DFFFF	64-Kbyte Block	4	15FFFF	64-Kbyte Block	20	5FFFF	64-Kbyte Block	4
1D0000	64-Kbyte Block	19	D0000	64-Kbyte Block	3	150000	64-Kbyte Block	19	50000	64-Kbyte Block	3
1CFFFF	64-Kbyte Block	18	CFFFF	64-Kbyte Block	2	14FFFF	64-Kbyte Block	18	4FFFF	64-Kbyte Block	2
1C0000	64-Kbyte Block	17	C0000	64-Kbyte Block	1	140000	64-Kbyte Block	17	40000	64-Kbyte Block	1
1BFFFF	64-Kbyte Block	16	BFFFF	64-Kbyte Block	0	13FFFF	64-Kbyte Block	16	3FFFF	64-Kbyte Block	0
1B0000	64-Kbyte Block	15	B0000	64-Kbyte Block	0	130000	64-Kbyte Block	15	30000	64-Kbyte Block	0
1AFFFF	64-Kbyte Block	14	AFFFF	64-Kbyte Block	0	12FFFF	64-Kbyte Block	14	2FFFF	64-Kbyte Block	0
1A0000	64-Kbyte Block	13	A0000	64-Kbyte Block	0	120000	64-Kbyte Block	13	20000	64-Kbyte Block	0
19FFFF	64-Kbyte Block	12	9FFFF	64-Kbyte Block	0	11FFFF	64-Kbyte Block	12	1FFFF	64-Kbyte Block	0
190000	64-Kbyte Block	11	90000	64-Kbyte Block	0	110000	64-Kbyte Block	11	10000	64-Kbyte Block	0
18FFFF	64-Kbyte Block	10	8FFFF	64-Kbyte Block	0	10FFFF	64-Kbyte Block	10	0FFFF	64-Kbyte Block	0
180000	64-Kbyte Block	9	80000	64-Kbyte Block	0	100000	64-Kbyte Block	9	00000	64-Kbyte Block	0
17FFFF	64-Kbyte Block	8	7FFFF	64-Kbyte Block	0	9FFFF	64-Kbyte Block	8	00000	64-Kbyte Block	0
170000	64-Kbyte Block	7	70000	64-Kbyte Block	0	90000	64-Kbyte Block	7	00000	64-Kbyte Block	0
16FFFF	64-Kbyte Block	6	6FFFF	64-Kbyte Block	0	8FFFF	64-Kbyte Block	6	00000	64-Kbyte Block	0
160000	64-Kbyte Block	5	60000	64-Kbyte Block	0	80000	64-Kbyte Block	5	00000	64-Kbyte Block	0
15FFFF	64-Kbyte Block	4	5FFFF	64-Kbyte Block	0	7FFFF	64-Kbyte Block	4	00000	64-Kbyte Block	0
150000	64-Kbyte Block	3	50000	64-Kbyte Block	0	70000	64-Kbyte Block	3	00000	64-Kbyte Block	0
14FFFF	64-Kbyte Block	2	4FFFF	64-Kbyte Block	0	6FFFF	64-Kbyte Block	2	00000	64-Kbyte Block	0
140000	64-Kbyte Block	1	40000	64-Kbyte Block	0	60000	64-Kbyte Block	1	00000	64-Kbyte Block	0
13FFFF	64-Kbyte Block	0	3FFFF	64-Kbyte Block	0	5FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0
130000	64-Kbyte Block	0	30000	64-Kbyte Block	0	50000	64-Kbyte Block	0	00000	64-Kbyte Block	0
12FFFF	64-Kbyte Block	0	2FFFF	64-Kbyte Block	0	4FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0
120000	64-Kbyte Block	0	20000	64-Kbyte Block	0	40000	64-Kbyte Block	0	00000	64-Kbyte Block	0
11FFFF	64-Kbyte Block	0	1FFFF	64-Kbyte Block	0	3FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0
110000	64-Kbyte Block	0	10000	64-Kbyte Block	0	30000	64-Kbyte Block	0	00000	64-Kbyte Block	0
10FFFF	64-Kbyte Block	0	0FFFF	64-Kbyte Block	0	2FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0
100000	64-Kbyte Block	0	00000	64-Kbyte Block	0	20000	64-Kbyte Block	0	00000	64-Kbyte Block	0
FFFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	1FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0
F0000	64-Kbyte Block	0	00000	64-Kbyte Block	0	10000	64-Kbyte Block	0	00000	64-Kbyte Block	0
EFFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	0FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0
E0000	64-Kbyte Block	0	00000	64-Kbyte Block	0	0E000	8-Kbyte Block	7	0E000	8-Kbyte Block	7
DFFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	0DFFF	8-Kbyte Block	6	0DFFF	8-Kbyte Block	6
D0000	64-Kbyte Block	0	00000	64-Kbyte Block	0	0C000	8-Kbyte Block	5	0C000	8-Kbyte Block	5
CFFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	0BFFF	8-Kbyte Block	4	0BFFF	8-Kbyte Block	4
C0000	64-Kbyte Block	0	00000	64-Kbyte Block	0	0A000	8-Kbyte Block	3	0A000	8-Kbyte Block	3
BFFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	09FFF	8-Kbyte Block	2	09FFF	8-Kbyte Block	2
B0000	64-Kbyte Block	0	00000	64-Kbyte Block	0	08000	8-Kbyte Block	1	08000	8-Kbyte Block	1
AFFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	07FFF	8-Kbyte Block	0	07FFF	8-Kbyte Block	0
A0000	64-Kbyte Block	0	00000	64-Kbyte Block	0	06000	8-Kbyte Block	0	06000	8-Kbyte Block	0
9FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	05FFF	8-Kbyte Block	0	05FFF	8-Kbyte Block	0
90000	64-Kbyte Block	0	00000	64-Kbyte Block	0	04000	8-Kbyte Block	0	04000	8-Kbyte Block	0
8FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	03FFF	8-Kbyte Block	0	03FFF	8-Kbyte Block	0
80000	64-Kbyte Block	0	00000	64-Kbyte Block	0	02000	8-Kbyte Block	0	02000	8-Kbyte Block	0
7FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0	01FFF	8-Kbyte Block	0	01FFF	8-Kbyte Block	0
70000	64-Kbyte Block	0	00000	64-Kbyte Block	0	00000	8-Kbyte Block	0	00000	8-Kbyte Block	0
6FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0						
60000	64-Kbyte Block	0	00000	64-Kbyte Block	0						
5FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0						
50000	64-Kbyte Block	0	00000	64-Kbyte Block	0						
4FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0						
40000	64-Kbyte Block	0	00000	64-Kbyte Block	0						
3FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0						
30000	64-Kbyte Block	0	00000	64-Kbyte Block	0						
2FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0						
20000	64-Kbyte Block	0	00000	64-Kbyte Block	0						
1FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0						
10000	64-Kbyte Block	0	00000	64-Kbyte Block	0						
0FFFF	64-Kbyte Block	0	00000	64-Kbyte Block	0						
00000	64-Kbyte Block	0	00000	64-Kbyte Block	0						

Advanced Boot Block Top and Bottom Boot Memory Map (Byte-Wide)

28F160B3-T			28F800B3-T			28F400B3-T		
FFFF	4-Keyword Block	38	FFFF	4-Keyword Block	22	3FFFF	4-Keyword Block	14
FF000	4-Keyword Block	37	7F000	4-Keyword Block	21	3E000	4-Keyword Block	13
FE000	4-Keyword Block	36	7E000	4-Keyword Block	20	3D000	4-Keyword Block	12
FD000	4-Keyword Block	35	7D000	4-Keyword Block	19	3C000	4-Keyword Block	11
FC000	4-Keyword Block	34	7C000	4-Keyword Block	18	3B000	4-Keyword Block	10
FB000	4-Keyword Block	33	7B000	4-Keyword Block	17	3A000	4-Keyword Block	9
FA000	4-Keyword Block	32	7A000	4-Keyword Block	16	39000	4-Keyword Block	8
F9000	4-Keyword Block	31	79000	4-Keyword Block	15	38000	4-Keyword Block	7
F8000	4-Keyword Block	30	78000	4-Keyword Block	14	37000	32-Keyword Block	6
F7FFF	32-Keyword Block	29	77FFF	32-Keyword Block	13	36000	32-Keyword Block	5
F7000	32-Keyword Block	28	77000	32-Keyword Block	12	35000	32-Keyword Block	4
F6FFF	32-Keyword Block	27	76FFF	32-Keyword Block	11	34000	32-Keyword Block	3
F6000	32-Keyword Block	26	76000	32-Keyword Block	10	33000	32-Keyword Block	2
F5FFF	32-Keyword Block	25	75FFF	32-Keyword Block	9	32000	32-Keyword Block	1
F5000	32-Keyword Block	24	75000	32-Keyword Block	8	31000	32-Keyword Block	0
F4FFF	32-Keyword Block	23	74FFF	32-Keyword Block	7	30000	32-Keyword Block	0
F4000	32-Keyword Block	22	74000	32-Keyword Block	6	2FFFF	32-Keyword Block	0
F3FFF	32-Keyword Block	21	73FFF	32-Keyword Block	5	2E000	32-Keyword Block	0
F3000	32-Keyword Block	20	73000	32-Keyword Block	4	2D000	32-Keyword Block	0
F2FFF	32-Keyword Block	19	72FFF	32-Keyword Block	3	2C000	32-Keyword Block	0
F2000	32-Keyword Block	18	72000	32-Keyword Block	2	2B000	32-Keyword Block	0
F1FFF	32-Keyword Block	17	71FFF	32-Keyword Block	1	2A000	32-Keyword Block	0
F1000	32-Keyword Block	16	71000	32-Keyword Block	0	29000	32-Keyword Block	0
F0FFF	32-Keyword Block	15	70FFF	32-Keyword Block	0	28000	32-Keyword Block	0
F0000	32-Keyword Block	14	70000	32-Keyword Block	0	27000	32-Keyword Block	0
EFFFF	32-Keyword Block	13	6FFFF	32-Keyword Block	0	26000	32-Keyword Block	0
E8000	32-Keyword Block	12	68000	32-Keyword Block	0	25000	32-Keyword Block	0
E7FFF	32-Keyword Block	11	67FFF	32-Keyword Block	0	24000	32-Keyword Block	0
E7000	32-Keyword Block	10	67000	32-Keyword Block	0	23000	32-Keyword Block	0
E6FFF	32-Keyword Block	9	66FFF	32-Keyword Block	0	22000	32-Keyword Block	0
E6000	32-Keyword Block	8	66000	32-Keyword Block	0	21000	32-Keyword Block	0
E5FFF	32-Keyword Block	7	65FFF	32-Keyword Block	0	20000	32-Keyword Block	0
E5000	32-Keyword Block	6	65000	32-Keyword Block	0	1FFFF	32-Keyword Block	0
E4FFF	32-Keyword Block	5	64FFF	32-Keyword Block	0	1F000	32-Keyword Block	0
E4000	32-Keyword Block	4	64000	32-Keyword Block	0	1E000	32-Keyword Block	0
E3FFF	32-Keyword Block	3	63FFF	32-Keyword Block	0	1D000	32-Keyword Block	0
E3000	32-Keyword Block	2	63000	32-Keyword Block	0	1C000	32-Keyword Block	0
E2FFF	32-Keyword Block	1	62FFF	32-Keyword Block	0	1B000	32-Keyword Block	0
E2000	32-Keyword Block	0	62000	32-Keyword Block	0	1A000	32-Keyword Block	0
E1FFF	32-Keyword Block	0	61FFF	32-Keyword Block	0	19000	32-Keyword Block	0
E1000	32-Keyword Block	0	61000	32-Keyword Block	0	18000	32-Keyword Block	0
E0FFF	32-Keyword Block	0	60FFF	32-Keyword Block	0	17000	32-Keyword Block	0
E0000	32-Keyword Block	0	60000	32-Keyword Block	0	16000	32-Keyword Block	0
D8000	32-Keyword Block	27	58000	32-Keyword Block	11	15000	32-Keyword Block	0
D7FFF	32-Keyword Block	26	57FFF	32-Keyword Block	10	14000	32-Keyword Block	0
D7000	32-Keyword Block	25	57000	32-Keyword Block	9	13000	32-Keyword Block	0
D6FFF	32-Keyword Block	24	56FFF	32-Keyword Block	8	12000	32-Keyword Block	0
D6000	32-Keyword Block	23	56000	32-Keyword Block	7	11000	32-Keyword Block	0
D5FFF	32-Keyword Block	22	55FFF	32-Keyword Block	6	10000	32-Keyword Block	0
D5000	32-Keyword Block	21	55000	32-Keyword Block	5	9000	32-Keyword Block	0
D4FFF	32-Keyword Block	20	54FFF	32-Keyword Block	4	8000	32-Keyword Block	0
D4000	32-Keyword Block	19	54000	32-Keyword Block	3	7000	32-Keyword Block	0
D3FFF	32-Keyword Block	18	53FFF	32-Keyword Block	2	6000	32-Keyword Block	0
D3000	32-Keyword Block	17	53000	32-Keyword Block	1	5000	32-Keyword Block	0
D2FFF	32-Keyword Block	16	52FFF	32-Keyword Block	0	4000	32-Keyword Block	0
D2000	32-Keyword Block	15	52000	32-Keyword Block	0	3000	32-Keyword Block	0
D1FFF	32-Keyword Block	14	51FFF	32-Keyword Block	0	2000	32-Keyword Block	0
D1000	32-Keyword Block	13	51000	32-Keyword Block	0	1000	32-Keyword Block	0
D0FFF	32-Keyword Block	12	50FFF	32-Keyword Block	0	0000	32-Keyword Block	0
D0000	32-Keyword Block	11	50000	32-Keyword Block	0	00000	32-Keyword Block	0
C0000	32-Keyword Block	24	40000	32-Keyword Block	8	00000	32-Keyword Block	0
BFFFF	32-Keyword Block	23	3FFFF	32-Keyword Block	7	00000	32-Keyword Block	0
B8000	32-Keyword Block	22	38000	32-Keyword Block	6	00000	32-Keyword Block	0
B7000	32-Keyword Block	21	37000	32-Keyword Block	5	00000	32-Keyword Block	0
B6FFF	32-Keyword Block	20	36000	32-Keyword Block	4	00000	32-Keyword Block	0
B6000	32-Keyword Block	19	35000	32-Keyword Block	3	00000	32-Keyword Block	0
B5FFF	32-Keyword Block	18	34000	32-Keyword Block	2	00000	32-Keyword Block	0
B5000	32-Keyword Block	17	33000	32-Keyword Block	1	00000	32-Keyword Block	0
B4FFF	32-Keyword Block	16	32000	32-Keyword Block	0	00000	32-Keyword Block	0
B4000	32-Keyword Block	15	31000	32-Keyword Block	0	00000	32-Keyword Block	0
B3FFF	32-Keyword Block	14	30000	32-Keyword Block	0	00000	32-Keyword Block	0
B3000	32-Keyword Block	13	2FFFF	32-Keyword Block	0	00000	32-Keyword Block	0
B2FFF	32-Keyword Block	12	2E000	32-Keyword Block	0	00000	32-Keyword Block	0
B2000	32-Keyword Block	11	2D000	32-Keyword Block	0	00000	32-Keyword Block	0
B1FFF	32-Keyword Block	10	2C000	32-Keyword Block	0	00000	32-Keyword Block	0
B1000	32-Keyword Block	9	2B000	32-Keyword Block	0	00000	32-Keyword Block	0
B0FFF	32-Keyword Block	8	2A000	32-Keyword Block	0	00000	32-Keyword Block	0
B0000	32-Keyword Block	7	29000	32-Keyword Block	0	00000	32-Keyword Block	0
AFFFF	32-Keyword Block	6	28000	32-Keyword Block	0	00000	32-Keyword Block	0
A8000	32-Keyword Block	5	27000	32-Keyword Block	0	00000	32-Keyword Block	0
A7000	32-Keyword Block	4	26000	32-Keyword Block	0	00000	32-Keyword Block	0
A6FFF	32-Keyword Block	3	25000	32-Keyword Block	0	00000	32-Keyword Block	0
A6000	32-Keyword Block	2	24000	32-Keyword Block	0	00000	32-Keyword Block	0
A5FFF	32-Keyword Block	1	23000	32-Keyword Block	0	00000	32-Keyword Block	0
A5000	32-Keyword Block	0	22000	32-Keyword Block	0	00000	32-Keyword Block	0
A4FFF	32-Keyword Block	0	21000	32-Keyword Block	0	00000	32-Keyword Block	0
A4000	32-Keyword Block	0	20000	32-Keyword Block	0	00000	32-Keyword Block	0
A3FFF	32-Keyword Block	0	1FFFF	32-Keyword Block	0	00000	32-Keyword Block	0
A3000	32-Keyword Block	0	1F000	32-Keyword Block	0	00000	32-Keyword Block	0
A2FFF	32-Keyword Block	0	1E000	32-Keyword Block	0	00000	32-Keyword Block	0
A2000	32-Keyword Block	0	1D000	32-Keyword Block	0	00000	32-Keyword Block	0
A1FFF	32-Keyword Block	0	1C000	32-Keyword Block	0	00000	32-Keyword Block	0
A1000	32-Keyword Block	0	1B000	32-Keyword Block	0	00000	32-Keyword Block	0
A0FFF	32-Keyword Block	0	1A000	32-Keyword Block	0	00000	32-Keyword Block	0
A0000	32-Keyword Block	0	19000	32-Keyword Block	0	00000	32-Keyword Block	0

0580_D2

Advanced Boot Block Top Boot Memory Map (Word-Wide)


PRELIMINARY

28F160B3-B			28F800B3-B			28F400B3-B		
F0000	32-Kword Block	38						
E8000	32-Kword Block	37						
F7FFF	32-Kword Block	36						
E0000	32-Kword Block	35						
E7FFF	32-Kword Block	34						
E0000	32-Kword Block	33						
D8000	32-Kword Block	32						
D7FFF	32-Kword Block	31						
D0000	32-Kword Block	30						
C9000	32-Kword Block	29						
C7FFF	32-Kword Block	28						
C0000	32-Kword Block	27						
B8000	32-Kword Block	26						
B7FFF	32-Kword Block	25						
B0000	32-Kword Block	24						
A8000	32-Kword Block	23						
A7FFF	32-Kword Block	22						
A0000	32-Kword Block	21						
98000	32-Kword Block	20						
97FFF	32-Kword Block	19						
90000	32-Kword Block	18						
88000	32-Kword Block	17						
87FFF	32-Kword Block	16						
80000	32-Kword Block	15						
78000	32-Kword Block	14						
77FFF	32-Kword Block	13						
70000	32-Kword Block	12						
68000	32-Kword Block	11						
67FFF	32-Kword Block	10						
60000	32-Kword Block	9						
58000	32-Kword Block	8						
57FFF	32-Kword Block	7						
50000	32-Kword Block	6						
48000	32-Kword Block	5						
47FFF	32-Kword Block	4						
40000	32-Kword Block	3						
38000	32-Kword Block	2						
37FFF	32-Kword Block	1						
30000	32-Kword Block	0						
28000	32-Kword Block							
27FFF	32-Kword Block							
20000	32-Kword Block							
18000	32-Kword Block							
17FFF	32-Kword Block							
10000	32-Kword Block							
08000	32-Kword Block							
07FFF	32-Kword Block							
07000	4-Kword Block							
06FFF	4-Kword Block							
06000	4-Kword Block							
05FFF	4-Kword Block							
05000	4-Kword Block							
04FFF	4-Kword Block							
04000	4-Kword Block							
03FFF	4-Kword Block							
03000	4-Kword Block							
02FFF	4-Kword Block							
02000	4-Kword Block							
01FFF	4-Kword Block							
01000	4-Kword Block							
00FFF	4-Kword Block							
00000	4-Kword Block							
7FFFF	32-Kword Block	22						
78000	32-Kword Block	21						
77FFF	32-Kword Block	20						
70000	32-Kword Block	19						
68000	32-Kword Block	18						
67FFF	32-Kword Block	17						
60000	32-Kword Block	16						
58000	32-Kword Block	15						
57FFF	32-Kword Block	14						
50000	32-Kword Block	13						
48000	32-Kword Block	12						
47FFF	32-Kword Block	11						
40000	32-Kword Block	10						
38000	32-Kword Block	9						
37FFF	32-Kword Block	8						
30000	32-Kword Block	7						
28000	32-Kword Block	6						
27FFF	32-Kword Block	5						
20000	32-Kword Block	4						
18000	32-Kword Block	3						
17FFF	32-Kword Block	2						
10000	32-Kword Block	1						
08000	32-Kword Block	0						
07FFF	32-Kword Block							
07000	4-Kword Block							
06FFF	4-Kword Block							
06000	4-Kword Block							
05FFF	4-Kword Block							
05000	4-Kword Block							
04FFF	4-Kword Block							
04000	4-Kword Block							
03FFF	4-Kword Block							
03000	4-Kword Block							
02FFF	4-Kword Block							
02000	4-Kword Block							
01FFF	4-Kword Block							
01000	4-Kword Block							
00FFF	4-Kword Block							
00000	4-Kword Block							
3FFFF	32-Kword Block	14						
38000	32-Kword Block	13						
37FFF	32-Kword Block	12						
30000	32-Kword Block	11						
28000	32-Kword Block	10						
27FFF	32-Kword Block	9						
20000	32-Kword Block	8						
18000	32-Kword Block	7						
17FFF	32-Kword Block	6						
10000	32-Kword Block	5						
08000	32-Kword Block	4						
07FFF	32-Kword Block	3						
07000	4-Kword Block	2						
06FFF	4-Kword Block	1						
06000	4-Kword Block	0						
05FFF	4-Kword Block							
05000	4-Kword Block							
04FFF	4-Kword Block							
04000	4-Kword Block							
03FFF	4-Kword Block							
03000	4-Kword Block							
02FFF	4-Kword Block							
02000	4-Kword Block							
01FFF	4-Kword Block							
01000	4-Kword Block							
00FFF	4-Kword Block							
00000	4-Kword Block							


0580_D3

Advanced Boot Block Bottom Boot Memory Map (Word-Wide)


APPENDIX E PROGRAM AND ERASE FLOWCHARTS




Program Flowchart



Program Suspend/Resume Flowchart



Block Erase Flowchart



Erase Suspend/Resume Flowchart