## SMART 3 ADVANCED BOOT BLOCK 4-MBIT, 8-MBIT, 16-MBIT FLASH MEMORY FAMILY

28F400B3, 28F800B3, 28F160B3 28F008B3, 28F016B3

- Flexible SmartVoltage Technology
   2.7 V–3.6 V Read/Program/Erase
  - 2.7 V=3.6 V Read/Program/E
     12 V V<sub>PP</sub> Fast Production Programming
- 2.7 V or 1.65 V I/O Option
   Reduces Overall System Power
- High Performance
   2.7 V-3.6 V: 90 ns Max Access Time
  - 3.0 V-3.6 V: 80 ns Max Access Time
- Optimized Block Sizes
  - Eight 8-KB Blocks for Data, Top or Bottom Locations
  - Up to Thirty-One 64-KB Blocks for Code
- Block Locking
   V<sub>CC</sub>-Level Control through WP#
- Low Power Consumption
   10 mA Typical Read Current
- Absolute Hardware-Protection
   V<sub>PP</sub> = GND Option
  - Vcc Lockout Voltage
- Extended Temperature Operation — -40 °C to +85 °C

- Flash Data Integrator Software
   Flash Memory Manager
  - Flash Memory Manager
     System Interrupt Manager
  - Supports Parameter Storage, Streaming Data (e.g., Voice)
- Automated Program and Block Erase
   Status Registers
- Extended Cycling Capability

   Minimum 100,000 Block Erase Cycles Guaranteed
- Automatic Power Savings Feature
   Typical I<sub>CCS</sub> after Bus Inactivity
- Reset/Deep Power-Down

   1 µA I<sub>CC</sub>Typical
   Spurious Write Lockout
- Standard Surface Mount Packaging
   48-Ball µBGA\* Package
   48-Lead TSOP Package
  - 40-Lead TSOP Package
- Footprint Upgradeable

   Upgradeable from 2-, 4- and 8-Mbit Boot Block
- ETOX<sup>TM</sup> V (0.4 µ) Flash Technology

The new Smart 3 Advanced Boot Block, manufactured on Intel's latest 0.4  $\mu$  technology, represents a feature-rich solution at overall lower system cost. Smart 3 flash memory devices incorporate low voltage capability (2.7 V read, program and erase) with high-speed, low-power operation. Several new features have been added, including the ability to drive the I/O at 1.8 V, which significantly reduces system active power and interfaces to 1.8 V controllers. A new blocking scheme enables code and data storage within a single device. Add to this the Intel-developed Flash Data Integrator (FDI) software and you have the most cost-effective, monolithic code plus data storage solution on the market today. Smart 3 Advanced Boot Block products will be available in 40-lead and 48-lead TSOP and 48-ball  $\mu$ BGA\* packages. Additional information on this product family can be obtained by accessing Intel's WWW page: http://www.intel.com/design/flcomp.

December 1997

Order Number: 290580-003

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F400B3, 28F800/008B3, 28F160/016B3 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

\*Third-party brands and names are the property of their respective owners.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call 1-800-548-4725 or visit Intel's Website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION 1996, 1997,1998

CG-041493

\*Third-party brands and names are the property of their respective owners

# int<sub>el</sub>.

## CONTENTS

#### PAGE

| 1.0 INTRODUCTION5                                 |
|---|
| 1.1 Smart 3 Advanced Boot Block Flash             |
| Memory Enhancements5                              |
| 1.2 Product Overview6                             |
| 2.0 PRODUCT DESCRIPTION6                          |
| 2.1 Package Pinouts6                              |
| 2.2 Block Organization11                          |
| 2.2.1 Parameter Blocks11                          |
| 2.2.2 Main Blocks11                               |
| 3.0 PRINCIPLES OF OPERATION11                     |
| 3.1 Bus Operation12                               |
| 3.1.1 Read13                                      |
| 3.1.2 Output Disable13                            |
| 3.1.3 Standby13                                   |
| 3.1.4 Deep Power-Down / Reset13                   |
| 3.1.5 Write13                                     |
| 3.2 Modes of Operation13                          |
| 3.2.1 Read Array14                                |
| 3.2.2 Read Identifier15                           |
| 3.2.3 Read Status Register15                      |
| 3.2.4 Program Mode16                              |
| 3.2.5 Erase Mode17                                |
| 3.3 Block Locking20                               |
| 3.3.1 WP# = V <sub>IL</sub> for Block Locking20   |
| 3.3.2 WP# = V <sub>IH</sub> for Block Unlocking20 |
| 3.4 VPP Program and Erase Voltages20              |
| 3.4.1 $V_{PP} = V_{IL}$ for Complete Protection20 |
| 3.5 Power Consumption21                           |
| 3.5.1 Active Power21                              |
| 3.5.2 Automatic Power Savings (APS)21             |
| 3.5.3 Standby Power21                             |
| 3.5.4 Deep Power-Down Mode21                      |

| PAGE   |
|--|
| 3.6 Power-Up/Down Operation21                            |
| 3.6.1 RP# Connected to System Reset21                    |
| 3.6.2 $V_{CC},V_{PP}$ and RP# Transitions22              |
| 3.7 Power Supply Decoupling22                            |
| 4.0 ELECTRICAL SPECIFICATIONS23                          |
| 4.1 Absolute Maximum Ratings23                           |
| 4.2 Operating Conditions24                               |
| 4.3 Capacitance24  |
| 4.4 DC Characteristics25                                 |
| 4.5 AC Characteristics —Read Operations28                |
| 4.6 AC Characteristics —Write Operations30               |
| 4.7 Program and Erase Timings31                          |
| 5.0 RESET OPERATIONS33                                   |
| 6.0 ORDERING INFORMATION                                 |
| 7.0 ADDITIONAL INFORMATION35                             |
| APPENDIX A: Write State Machine<br>Current/Next States35 |
| APPENDIX B: Access Time vs.<br>Capacitive Load36         |
| APPENDIX C: Architecture Block Diagram37                 |
| APPENDIX D: Smart 3 Advanced Boot Block<br>Memory Maps38 |
|  |



| Number | Description   |
|--------|---|
| -001   | Original version  |
| -002   | Section 3.4, V <sub>PP</sub> Program and Erase Voltages, added                          |
|        | Updated Figure 9: Automated Block Erase Flowchart                                       |
|        | Updated Figure 10: Erase Suspend/Resume Flowchart (added program to table)              |
|        | Updated Figure 16: AC Waveform: Program and Erase Operations (updated notes)            |
|        | $I_{PPR}$ maximum specification change from ±25 $\mu A$ to ±50 $\mu A$                  |
|        | Program and Erase Suspend Latency specification change                                  |
|        | Updated Appendix A: Ordering Information (included 8M and 4M information)               |
|        | Updated Figure, Appendix D: Architecture Block Diagram (Block info. in words not bytes) |
|        | Minor wording changes   |
| -003   | Combined byte-wide specification (previously 290605) with this document                 |
|        | Improved speed specification to 80 ns (3.0 V) and 90 ns (2.7 V)                         |
|        | Improved 1.8 V I/O option to minimum 1.65 V (Section 3.4)                               |
|        | Improved several DC characteristics (Section 4.4)                                       |
|        | Improved several AC characteristics (Sections 4.5 and 4.6)                              |
|        | Combined 2.7 V and 1.8 V DC characteristics (Section 4.4)                               |
|        | Added 5 V $V_{PP}$ read specification (Section 3.4)                                     |
|        | Removed 120 ns and 150 ns speed offerings   |
|        | Moved Ordering Information from Appendix to Section 6.0; updated information            |
|        | Moved Additional Information from Appendix to Section 7.0                               |
|        | Updated figure Appendix B, Access Time vs. Capacitive Load                              |
|        | Updated figure Appendix C, Architecture Block Diagram                                   |
|        | Moved Program and Erase Flowcharts to Appendix E  |
|        | Updated Program Flowchart   |
|        | Updated Program Suspend/Resume Flowchart  |
|        | Minor text edits throughout.  |

#### **REVISION HISTORY**

PRELIMINARY

#### 1.0 INTRODUCTION

This datasheet contains the specifications for the Advanced Boot Block flash memory family, which is optimized for low power, portable systems. This family of products features 1.65 V-2.5 V or 2.7 V-3.6  $\dot{V}$  I/Os and a low V<sub>CC</sub>/V<sub>PP</sub> operating range of 2.7 V-3.6 V for read, program, and erase operations. In addition this family is capable of fast programming at 12 V. Throughout this document, the term "2.7 V" refers to the full voltage range 2.7 V-3.6 V (except where noted otherwise) and "VPP = 12 V" refers to 12 V  $\pm$ 5%. Section 1.0 and 2.0 provide an overview of the flash memory family including applications, pinouts and pin descriptions. Section 3.0 describes the memory organization and operation for these products. Sections 4.0 and 5.0 contain the operating specifications. Finally, Sections 6.0 and 7.0 provide ordering and other reference information.

#### 1.1 Smart 3 Advanced Boot Block Flash Memory Enhancements

The Smart 3 Advanced Boot Block flash memory features

- Enhanced blocking for easy segmentation of code and data or additional design flexibility
- Program Suspend to Read command
- V<sub>CCQ</sub> input of 1.65 V–2.5 V on all I/Os. See Figures 1 through 4 for pinout diagrams and V<sub>CCQ</sub> location
- Maximum program and erase time specification for improved data storage.

| Feature                               | 28F008B3, 28F016B3 28F400B3, 28F800B3<br>28F160B3                              |   | Reference        |
|---------------------------------------|--|---|------------------|
| V <sub>CC</sub> Read Voltage          | 2.7 V-   | - 3.6 V                                   | Section 4.2, 4.4 |
| V <sub>CCQ</sub> I/O Voltage          | 1.65 V–2.5 V   | or 2.7 V- 3.6 V                           | Section 4.2, 4.4 |
| V <sub>PP</sub> Program/Erase Voltage | 2.7 V– 3.6 V or  | 11.4 V– 12.6 V                            | Section 4.2, 4.4 |
| Bus Width                             | 8-bit  | 16 bit                                    | Table 2          |
| Speed                                 | 80 ns, 90 ns,  | 100 ns, 110 ns                            | Section 4.5      |
| Memory Arrangement                    | 1024-Kbit x 8 (8-Mbit),<br>2048-Kbit x 8 (16-Mbit)                             | Figure 1<br>Figure 2                      |                  |
| Blocking (top or bottom)              | Eight 8-Kbyte par<br>Seven 64-Kbyte<br>Fifteen 64-Kbyte<br>Thirty-one 64-Kbyte | Section 2.2<br>Appendix D                 |                  |
| Locking                               | WP# locks/unlock<br>All other blocks p   | Section 3.3<br>Table 8                    |                  |
| Operating Temperature                 | Extended: -4   | Section 4.2, 4.4                          |                  |
| Program/Erase Cycling                 | 100,00   | Section 4.2, 4.4                          |                  |
| Packages                              | 40-lead TSOP, 48-Ball<br>μBGA* CSP   | Figure 3, Figure 4,<br>Figure 5, Figure 6 |                  |

| Table 1. Smart 3 Advanced Boot Block Featur | e Summary |
|---|-----------|
|---|-----------|



#### 1.2 Product Overview

Intel provides the most flexible voltage solution in the flash industry, providing three discrete voltage supply pins:  $V_{CC}$  for read operation,  $V_{CCQ}$  for output swing, and  $V_{PP}$  for program and erase operation. All Smart 3 Advanced Boot Block flash memory products provide program/erase capability at 2.7 V or 12 V [for fast production programming] and read with  $V_{CC}$  at 2.7 V. Since many designs read from the flash memory a large percentage of the time, 2.7 V  $V_{CC}$  operation can provide substantial power savings.

The Smart 3 Advanced Boot Block flash memory products are available in either x8 or x16 packages in the following densities:

- 4-Mbit (4,194,304-bit) flash memory organized as 256-Kwords of 16 bits each
- 8-Mbit (8,388,608-bit) flash memory organized as 512-Kwords of 16 bits each or 1024 Kbytes of 8-bits each
- 16-Mbit (16,777,216-bit) flash memory organized as 1024-Kwords of 16 bits each or 2048 Kbytes of 8-bits each

The parameter blocks are located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map in order to accommodate different microprocessor protocols for kernel code location. The upper two (or lower two) parameter blocks can be locked to provide complete code security for system initialization code. Locking and unlocking is controlled by WP# (see Section 3.3 for details).

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the flash memory. The internal Write State Machine

(WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verification, thereby unburdening the microprocessor or microcontroller. The status register indicates the status of the WSM by signifying block erase or word program completion and status.

The Smart 3 Advanced Boot Block flash memory is also designed with an Automatic Power Savings (APS) feature which minimizes system current drain, allowing for very low power designs. This mode is entered following the completion of a read cycle (approximately 300 ns later).

The RP# pin provides additional protection against unwanted command writes that may occur during system reset and power-up/down sequences due to invalid system bus conditions (see Section 3.6).

Section 3.0 gives detailed explanation of the different modes of operation. Complete current and voltage specifications can be found in the *DC Characteristics* section. Refer to *AC Characteristics* for read, program and erase performance specifications.


#### 2.0 PRODUCT DESCRIPTION


This section explains device pin description and package pinouts.

#### 2.1 Package Pinouts

The Smart 3 Advanced Boot Block flash memory is available in 40-lead TSOP (x8, Figure 1), 48-lead TSOP (x16, Figure 2) and 48-ball  $\mu$ BGA packages (x8 and x16, Figure 3 and Figure 4 respectively). In all figures, pin changes necessary for density upgrades have been circled.

PRELIMINARY








Figure 2. 4-, 8-, 16-Mbit 48-Lead TSOP Package

## intel®




Figure 3. 8-Mbit/16-Mbit 48-Ball  $\mu$ BGA\* Chip Size Package (8-bit version)

PRELIMINARY

# intel®




Figure 4. 8-Mbit/16-Mbit 48-Ball µBGA\* Chip Size Package (16-bit version)



The pin descriptions table details the usage of each device pin.

| Symbol                            | Туре         | Name and Function   |  |  |  |
|-----------------------------------|--------------|---|--|--|--|
| A <sub>0</sub> -A <sub>20</sub>   | INPUT        | ADDRESS INPUTS for memory addresses. Addresses are internally<br>latched during a program or erase cycle.<br>28F008B3: A[0-19], 28F016B3: A[0-20],<br>28F400B3: A[0-17], 28F800B3: A[0-18], 28F160B3: A[0-19]   |  |  |  |
| DQ <sub>0</sub> –DQ <sub>7</sub>  | INPUT/OUTPUT | <b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a Program command. Inputs commands to the Command User Interface when CE# and WE# are active. Data is internally latched. Outputs array, intelligent identifier and status register data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled. |  |  |  |
| DQ <sub>8</sub> -DQ <sub>15</sub> | INPUT/OUTPUT | <b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a Program command. Data is internally latched. Outputs array and intelligent identifier data. The data pins float to tri-state when the chip is de-selected.   |  |  |  |
| CE#                               | INPUT        | <b>CHIP ENABLE:</b> Activates the internal control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high de-selects the memory device and reduces power consumption to standby levels.   |  |  |  |
| OE#                               | INPUT        | <b>OUTPUT ENABLE:</b> Enables the device's outputs through the data buffers during an array or status register read. OE# is active low.   |  |  |  |
| WE#                               | INPUT        | <b>WRITE ENABLE:</b> Controls writes to the command register and memory array. WE# is active low. Addresses and data are latched on the rising edge of the second WE# pulse.  |  |  |  |
| RP#                               | INPUT        | <b>RESET/DEEP POWER-DOWN:</b> Uses two voltage levels (V <sub>IL</sub> , V <sub>IH</sub> ) to control reset/deep power-down.  |  |  |  |
|                                   |              | When RP# is at logic low, the device is in reset/deep power-down mode, which drives the outputs to High-Z, resets the Write State Machine, and minimizes current levels (I <sub>CCD</sub> )   |  |  |  |
|                                   |              | When <b>RP# is at logic high, the device is in standard operation</b> .<br>When <b>RP# transitions from logic-low to logic-high, the device defaults to</b><br>the read array mode.   |  |  |  |
| WP#                               | INPUT        | <b>WRITE PROTECT:</b> Provides a method for locking and unlocking the two lockable parameter blocks.  |  |  |  |
|                                   |              | When WP# is at logic low, the lockable blocks are locked,<br>preventing program and erase operations to those blocks. If a program<br>or erase operation is attempted on a locked block, SR.1 and either SR.4<br>[program] or SR.5 [erase] will be set to indicate the operation failed.  |  |  |  |
|                                   |              | When WP# is at logic high, the lockable blocks are unlocked and can be programmed or erased.  |  |  |  |
|                                   |              | See Section 3.3 for details on write protection.  |  |  |  |

PRELIMINARY

| Symbol          | Туре  | Name and Function   |
|-----------------|-------|---|
| Vccq            | INPUT | <b>OUTPUT V<sub>CC</sub>:</b> Enables all outputs to be driven to 1.8 V – 2.5 V while the V <sub>CC</sub> is at 2.7 V. If the V <sub>CC</sub> is regulated to 2.7 V–2.85 V, V <sub>CCQ</sub> can be as low as 1.65V to achieve lowest power operation (see Section 4.4, <i>DC Characteristics</i> .   |
|                 |       | This input may be tied directly to V <sub>CC</sub> (2.7 V–3.6 V).   |
| V <sub>CC</sub> |       | DEVICE POWER SUPPLY: 2.7 V-3.6 V  |
| V <sub>PP</sub> |       | <b>PROGRAM/ERASE POWER SUPPLY:</b> Supplies power for program<br>and erase operations. V <sub>PP</sub> may be the same as V <sub>CC</sub> (2.7 V–3.6 V) for<br>single supply voltage operation. For fast programming at manufacturing,<br>11.4 V–12.6 V may be supplied to V <sub>PP</sub> . This pin cannot be left floating.<br>Applying 11.4 V–12.6 V to V <sub>PP</sub> can only be done for a maximum of 1000<br>cycles on the main blocks and 2500 cycles on the parameter blocks.<br>V <sub>PP</sub> may be connected to 12 V for a total of 80 hours maximum (see<br>Section 3.4 for details).V <sub>PP</sub> < V <sub>PPLK</sub> protects memory contents against inadvertent or<br>unintended program and erase commands. |
| GND             |       | <b>GROUND:</b> For all internal circuitry. All ground inputs <b>must</b> be connected.  |
| NC              |       | NO CONNECT: Pin may be driven or left floating.   |

|  | Table 2. Smart 3 Advanced Boot Block Pin Desc | riptions (Continued) |
|--|---|----------------------|
|--|---|----------------------|

#### 2.2 Block Organization

The Smart 3 Advanced Boot Block is an asymmetrically-blocked architecture that enables system integration of code and data within a single flash device. Each block can be erased independently of the others up to 100,000 times. For the address locations of each block, see the memory maps in Appendix D.

#### 2.2.1 PARAMETER BLOCKS

The Smart 3 Advanced Boot Block flash memory architecture includes parameter blocks to facilitate storage of frequently updated small parameters (e.g., data that would normally be stored in an EEPROM). By using software techniques, the wordrewrite functionality of EEPROMs can be emulated. Each device contains eight parameter blocks of 8-Kbytes/4-Kwords (8192 bytes/4,096 words) each.

#### 2.2.2 MAIN BLOCKS

After the parameter blocks, the remainder of the array is divided into equal size main blocks (65,536 bytes / 32,768 words) for data or code storage. The 4-Mbit device has seven main blocks; 8-Mbit device contains fifteen main blocks, and each 16-Mbit flash has thirty-one main blocks.

#### 3.0 PRINCIPLES OF OPERATION

Flash memory combines EEPROM functionality with in-circuit electrical program and erase capability. The Smart 3 Advanced Boot Block flash memory family utilizes a Command User Interface (CUI) and automated algorithms to simplify program and erase operations. The CUI allows for 100% CMOS-level control inputs and fixed power supplies during erasure and programming.



When  $V_{PP} < V_{PPLK}$ , the device will only execute the following commands successfully: Read Array, Read Status Register, Clear Status Register and Read Intelligent Identifier. The device provides standard EEPROM read, standby and output disable operations. Manufacturer identification and device identification data can be accessed through the CUI. All functions associated with altering memory contents, namely program and erase, are accessible via the CUI. The internal Write State Machine (WSM) completely automates program and erase operations while the CUI signals the start of an operation and the status register reports status. The CUI handles the WE# interface to the data and address latches, as well as system status requests during WSM operation.

#### 3.1 Bus Operation

Smart 3 Advanced Boot Block flash memory devices read, program and erase in-system via the local CPU or microcontroller. All bus cycles to or from the flash memory conform to standard microcontroller bus cycles. Four control pins dictate the data flow in and out of the flash component: CE#, OE#, WE# and RP#. These bus operations are summarized in Table 3.

#### Table 3. Bus Operations(1)

| Mode                     | Notes  | RP#             | CE#             | OE#             | WE#             | WP# | DQ <sub>0-15</sub> |
|--------------------------|--------|-----------------|-----------------|-----------------|-----------------|-----|--------------------|
| Read (array, status, ID) | 2–4    | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | Х   | D <sub>OUT</sub>   |
| Output Disable           | 2      | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IH</sub> | Х   | High Z             |
| Standby                  | 2, 7   | V <sub>IH</sub> | V <sub>IH</sub> | Х               | Х               | Х   | High Z             |
| Deep Power-Down          | 2, 7   | V <sub>IL</sub> | Х               | Х               | Х               | Х   | High Z             |
| Write (Program/Erase)    | 2, 5–7 | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | Х   | D <sub>IN</sub>    |

#### NOTES:

1. 8-bit devices use only DQ[0:7], 16-bit devices use DQ[0:15]

2. X must be  $V_{IL}$ ,  $V_{IH}$  for control pins and addresses,  $V_{PP1}$ ,  $V_{PP2}$ ,  $V_{PP3}$ ,  $V_{PP4}$  for  $V_{PP}$ .

3. See DC Characteristics for VPPLK, VPP1, VPP2, VPP3, VPP4 voltages.

4. Manufacturer and device codes may also be accessed via a CUI write sequence, A<sub>1</sub>-A<sub>19</sub> = X. See Table 5 for device IDs.

5. Refer to Table 6 for valid D<sub>IN</sub> during a write operation.

Command writes for block erase or word program are only executed when V<sub>PP</sub> = V<sub>PPH1</sub> or V<sub>PPH2</sub>. To program or erase the lockable blocks, hold WP# at V<sub>IH</sub>. See Section 3.3.

7. RP# must be at GND  $\pm$  0.2 V to meet the maximum deep power-down current specified.

PRELIMINARY

#### 3.1.1 READ

The flash memory has three read modes available: read array, read identifier, and read status. These modes are accessible independent of the  $V_{PP}$ voltage. The appropriate read mode command must be issued to the CUI to enter the corresponding mode. Upon initial device power-up or after exit from deep power-down mode, the device automatically defaults to read array mode.

CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control; when active it enables the flash memory device. OE# is the data output control and it drives the selected memory data onto the I/O bus. For all read modes, WE# and RP# must be at  $V_{IH}$ . Figure 7 illustrates a read cycle.

#### 3.1.2 OUTPUT DISABLE

With OE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. The output pins are placed in a high-impedance state.

#### 3.1.3 STANDBY

Deselecting the device by bringing CE# to a logichigh level ( $V_{IH}$ ) places the device in standby mode, which substantially reduces device power consumption. In standby, outputs are placed in a high-impedance state independent of OE#. If deselected during program or erase operation, the device continues to consume active power until the program or erase operation is complete.

#### 3.1.4 DEEP POWER-DOWN / RESET

RP# at  $V_{IL}$  initiates the deep power-down mode, sometimes referred to as reset mode.

From read mode, RP# going low for time  $t_{\mathsf{PLPH}}$  deselects the memory, turns off all internal circuits, and places all output drivers in a high-impedance state.

After return from power-down, a time  $t_{PHQV}$  is required until outputs are valid. A delay ( $t_{PHWL}$  or  $t_{PHEL}$ ) is required after return from power-down before a write sequence can be initiated. After this wake-up interval, normal operation is restored. The CUI resets to read array mode, and the status register is set to 80H (see Section 5.0).

If RP# is taken low for time  $t_{PLPH}$  during a program or erase operation, the operation will be aborted and the memory contents at the aborted location are no longer valid. After returning from an aborted operation, time  $t_{PHQV}$  (read) or  $t_{PHWL}/t_{PHEL}$  (write) must be met before a read or write operation is initiated.

#### 3.1.5 WRITE

A write is any command that alters the contents of the memory array. There are two write commands: Program (40H) and Erase (20H). Writing either of these commands to the internal Command User Interface (CUI) initiates a sequence of internally-timed functions that culminate in the completion of the requested task (unless that operation is aborted [RP# being driven to  $V_{IL}$  for time  $t_{PLRH}$ ] or suspended).

The CUI does not occupy an addressable memory location. Instead, commands are written into the CUI using standard microprocessor write timings when WE# and CE# are low, OE# = V<sub>IH</sub>, and the proper address and data (command) are presented. The command is latched on the rising edge of the WE# or CE# pulse, whichever occurs first. Figure 8 illustrates a write operation.

Device operations are selected by writing specific commands into the CUI. Table 4 defines the available commands. Appendix A provides detailed information on moving between the different modes of operation.

#### 3.2 Modes of Operation

The flash memory has three read modes and two write modes. The read modes are read array, read identifier, and read status. The write modes are program and block erase. Three additional modes



(erase suspend to program, erase suspend to read and program suspend to read) are available only during suspended operations. These modes are reached using the commands summarized in Table 4. A comprehensive chart showing the state transitions is in Appendix A.

#### 3.2.1 READ ARRAY

When RP# transitions from  $V_{IL}$  (reset) to  $V_{IH}$ , the device will be in the read array mode and will respond to the read control inputs (CE#, address inputs, and OE#) without any commands being written to the CUI.

When the device is in the read array mode, four control signals must be controlled to obtain data at the outputs.

- WE# must be logic high (VIH)
- CE# must be logic low (VIL)
- OE# must be logic low (VIL)
- RP# must be logic high (VIH)

In addition, the address of the desired location must be applied to the address pins.

If the device is not in read array mode, as would be the case after a program or erase operation, the Read Array command (FFH) must be written to the CUI before array reads can take place.

| Code                           | Device Mode                 | Description   |
|--------------------------------|-----------------------------|---|
| 00,<br>01,<br>60,<br>2F,<br>C0 | Invalid/<br>Reserved        | Unassigned commands that should not be used. Intel reserves the right to redefine these codes for future functions.   |
| FF                             | Read Array                  | Places the device in read array mode, such that array data will be output on the data pins.   |
| 40                             | Program<br>Set-Up           | This is a two-cycle command. The first cycle prepares the CUI for a program operation. The second cycle latches addresses and data information and initiates the WSM to execute the Program algorithm. The flash outputs status register data when CE# or OE# is toggled. A Read Array command is required after programming to read array data. See Section 3.2.4. |
| 10                             | Alternate<br>Program Set-Up | (See 40H/Program Set-Up)  |
| 20                             | Erase<br>Set-Up             | Prepares the CUI for the Erase Confirm command. If the next command is not<br>an Erase Confirm command, then the CUI will (a) set both SR.4 and SR.5 of the<br>status register to a "1," (b) place the device into the read status register mode,<br>and (c) wait for another command. See Section 3.2.5.   |
| D0                             | Erase Confirm               | If the previous command was an Erase Set-Up command, then the CUI will close the address and data latches, and begin erasing the block indicated on the address pins. During erase, the device will only respond to the Read Status Register and Erase Suspend commands. The device will output status register data when CE# or OE# is toggled.                    |
|                                | Program / Erase<br>Resume   | If a program or erase operation was previously suspended, this command will resume that operation   |

#### **Table 4. Command Codes and Descriptions**

PRELIMINARY

| Code | Device Mode                | Description   |
|------|----------------------------|---|
| B0   | Program / Erase<br>Suspend | Issuing this command will begin to suspend the currently executing program/erase operation. The status register will indicate when the operation has been successfully suspended by setting either the program suspend (SR.2) or erase suspend (SR.6) and the WSM status bit (SR.7) to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except RP#, which will immediately shut down the WSM and the remainder of the chip if it is driven to V <sub>IL</sub> . See Sections 3.2.4.1 and 3.2.5.1. |
| 70   | Read Status<br>Register    | This command places the device into read status register mode. Reading the device will output the contents of the status register, regardless of the address presented to the device. The device automatically enters this mode after a program or erase operation has been initiated. See Section 3.2.3.   |
| 50   | Clear Status<br>Register   | The WSM can set the block lock status (SR.1) , V $_{\rm PP}$ status (SR.3), program status (SR.4), and erase status (SR.5) bits in the status register to "1," but it cannot clear them to "0." Issuing this command clears those bits to "0."  |
| 90   | Read Identifier            | Puts the device into the intelligent identifier read mode, so that reading the device will output the manufacturer and device codes ( $A_0 = 0$ for manufacturer, $A_0 = 1$ for device, all other address inputs are ignored). See Section 3.2.2.   |

Table 4. Command Codes and Descriptions (Continued)

NOTE: See Appendix A for mode transition information.

#### 3.2.2 READ IDENTIFIER

To read the manufacturer and device codes, the device must be in read identifier mode, which can be reached by writing the Read Identifier command (90H). Once in read identifier mode,  $A_0 = 0$  outputs the manufacturer's identification code and  $A_0 = 1$  outputs the device identifier (see Table 5). To return to read array mode, write the Read Array command (FFH).

|          |         | Device Identifier |                   |  |  |  |  |
|----------|---------|-------------------|-------------------|--|--|--|--|
| Size     | Mfr. ID | -T<br>(Top Boot)  | -B<br>(Bot. Boot) |  |  |  |  |
| 28F400B3 | 0089H   | 8894H             | 8895H             |  |  |  |  |
| 28F008B3 | 0089H   | D2                | D3                |  |  |  |  |
| 28F800B3 |         | 8892H             | 8893H             |  |  |  |  |
| 28F016B3 | 0089H   | D0                | D1                |  |  |  |  |
| 28F160B3 |         | 8890H             | 8891H             |  |  |  |  |

Table 5. Read Identifier Table

#### 3.2.3 READ STATUS REGISTER

The device status register indicates when a program or erase operation is complete and the success or failure of that operation. To read the status register issue the Read Status Register (70H) command to the CUI. This causes all subsequent read operations to output data from the status register until another command is written to the CUI. To return to reading from the array, issue the Read Array (FFH) command.

The status register bits are output on  $DQ_0-DQ_7$ . The upper byte,  $DQ_8-DQ_{15}$ , outputs 00H during a Read Status Register command.

The contents of the status register are latched on the falling edge of OE# or CE#. This prevents possible bus errors which might occur if status register contents change while being read. CE# or OE# must be toggled with each subsequent status read, or the status register will not indicate completion of a program or erase operation.



When the WSM is active, SR.7 will indicate the status of the WSM; the remaining bits in the status register indicate whether or not the WSM was successful in performing the desired operation (see Table 7).

#### 3.2.3.1 Clearing the Status Register

The WSM sets status bits 1 through 7 to "1," and clears bits 2, 6 and 7 to "0," but cannot clear status bits 1 or 3 through 5 to "0." Because bits 1, 3, 4 and 5 indicate various error conditions, these bits can only be cleared through the Clear Status Register (50H) command. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several addresses or erasing multiple blocks in sequence) before reading the status register to determine if an error occurred during that series. Clear the status register before beginning another command or sequence. Note, again, that the Read Array command must be issued before data can be read from the memory array.

#### 3.2.4 PROGRAM MODE

Programming is executed using a two-write sequence. The Program Setup command (40H) is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute the following sequence of internally timed events:

- 1. Program the desired bits of the addressed memory.
- 2. Verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within an address location being changed to a "0." If the user attempts to program "1"s, there will be no change of the memory cell contents and no error occurs.

The status register indicates programming status: while the program sequence is executing, bit 7 is "0." The status register can be polled by toggling either CE# or OE#. While programming, the only valid commands are Read Status Register, Program Suspend, and Program Resume. When programming is complete, the Program Status bits should be checked. If the programming operation was unsuccessful, bit SR.4 of the status register is set to indicate a program failure. If SR.3 is set then  $V_{PP}$  was not within acceptable limits, and the WSM did not execute the program command. If SR.1 is set, a program operation was attempted to a locked block and the operation was aborted.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, to prevent inadvertent status register reads, be sure to reset the CUI to read array mode.

#### 3.2.4.1 Suspending and Resuming Program

The Program Suspend halts the in-progress program operation to read data from another location of memory. Once the programming process starts, writing the Program Suspend command to the CUI requests that the WSM suspend the program sequence (at predetermined points in the program algorithm). The device continues to output status register data after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 will determine when the program operation has been suspended (both will be set to "1"). twhRH1/tEHRH1 specify the program suspend latency.

A Read Array command can now be written to the CUI to read data from blocks other than that which is suspended. The only other valid commands, while program is suspended, are Read Status Register and Program Resume. After the Program Resume command is written to the flash memory, the WSM will continue with the program process and status register bits SR.2 and SR.7 will automatically be cleared. After the Program Resume command is written, the device automatically outputs status register data when read (see Appendix E for *Program Suspend and Resume Flowchart*). V<sub>PP</sub> must remain at the same V<sub>PP</sub> level used for program while in program suspend mode. RP# must also remain at V<sub>IH</sub>.

PRELIMINARY

#### 3.2.5 ERASE MODE

To erase a block, write the Erase Set-up and Erase Confirm commands to the CUI, along with an address identifying the block to be erased. This address is latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1." Only one block can be erased at a time.

After the Erase Confirm command is given, the WSM will execute the following sequence of internally timed events:

- 1. Program all bits within the block to "0."
- 2. Verify that all bits within the block are sufficiently programmed to "0."
- 3. Erase all bits within the block to "1."
- 4. Verify that all bits within the block are sufficiently erased.

While the erase sequence is executing, bit 7 of the status register is a "0."

When the status register indicates that erasure is complete, check the erase status bit to verify that the erase operation was successful. If the erase operation was unsuccessful, SR.5 of the status register will be set to a "1," indicating an erase failure. If  $V_{PP}$  was not within acceptable limits after the Erase Confirm command was issued, the WSM will not execute the erase sequence; instead, SR.5 of the status register is set to indicate an erase error, and SR.3 is set to a "1" to identify that  $V_{PP}$  supply voltage was not within acceptable limits.

After an erase operation, clear the status register (50H) before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, to prevent inadvertent status register reads, it is advisable to reset the flash to read array after the erase is complete.

#### 3.2.5.1 Suspending and Resuming Erase

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from or program data to another block in memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the WSM pause the erase sequence at a predetermined point in the erase algorithm. The status register will indicate if/when the erase operation has been suspended.

A Read Array/Program command can now be written to the CUI in order to read data from/ program data to blocks other than the one currently suspended. The Program command can subsequently be suspended to read yet another array location. The only valid commands while erase is suspended are Erase Resume, Program, Read Array, Read Status Register, or Read Identifier. During erase suspend mode, the chip can be placed in a pseudo-standby mode by taking CE# to V<sub>IH</sub>. This reduces active current consumption.

Erase Resume continues the erase sequence when CE# =  $V_{IL}$ . As with the end of a standard erase operation, the status register must be read and cleared before the next instruction is issued.

|                            |       | F          | irst Bus | Cycle           | Sec   | ond Bus C | ycle |
|----------------------------|-------|------------|----------|-----------------|-------|-----------|------|
| Command                    | Notes | Oper       | Addr     | Data            | Oper  | Addr      | Data |
| Read Array                 |       | Write      | Х        | FFH             |       |           |      |
| Read Identifier            | 2     | Write      | Х        | 90H             | Read  | IA        | ID   |
| Read Status Register       |       | Write      | Х        | 70H             | Read  | Х         | SRD  |
| Clear Status Register      |       | Write      | Х        | 50H             |       |           |      |
| Program                    | 3     | Write      | Х        | 40H / 10H       | Write | PA        | PD   |
| Block Erase/Confirm        |       | Write      | Х        | 20H             | Write | BA        | D0H  |
| Program/Erase Suspend      |       | Write      | Х        | B0H             |       |           |      |
| Program/Erase Resume       |       | Write      | Х        | D0H             |       |           |      |
| NOTES: PA: Program Address | F     | D: Program | Data     | BA: Block Addre | ess   |           | •    |

#### Table 6. Command Bus Definitions(1, 4)

NOTES: PA: Program Address IA: Identifier Address

SRD: Status Register Data

1. Bus operations are defined in Table 3.

 Following the Intelligent Identifier command, two read operations access manufacturer and device codes. A<sub>0</sub> = 0 for manufacturer code, A<sub>0</sub> = 1 for device code.

ID: Identifier Data

3. Either 40H or 10H command is valid although the standard is 40H.

4. When writing commands to the device, the upper data bus  $[DQ_8-DQ_{15}]$  should be either  $V_{IL}$  or  $V_{IH}$ , to minimize current draw.

PRELIMINARY

# int<sub>el</sub>.

|            |  | Table      | 7. Status Re | gister Bit Def   | inition  |                                  |            |  |  |  |
|------------|--|------------|--------------|--|--|----------------------------------|------------|--|--|--|
| WSMS       | ESS  | ES         | PS           | VPPS   | PSS  | BLS                              | R          |  |  |  |
| 7          | 6  | 5          | 4            | 3  | 2  | 1                                | 0          |  |  |  |
|            |  |            |              | NOTES:   |  |                                  |            |  |  |  |
| (WS<br>1 = | ITE STATE M<br>MS)<br>Ready<br>Busy  | ACHINE STA | TUS          | word progra  | Check Write State Machine bit first to determine<br>word program or block erase completion, before<br>checking program or erase status bits. |                                  |            |  |  |  |
| 1 =        | ASE-SUSPEN<br>Erase Suspen<br>Erase In Prog  | ded        | ,            | execution a<br>"1." ESS bit  | e suspend is is<br>and sets both \<br>t remains set a<br>mmand is issu   | WSMS and ES<br>at "1" until an I | SS bits to |  |  |  |
| 1 =        | ASE STATUS<br>Error In Block<br>Successful Blo   | Èrasure    |              | max. numb  | bit is set to "1,<br>er of erase pu<br>to verify succe   | ises to the blo                  | ock and is |  |  |  |
| 1 =        | DGRAM STAT<br>Error in Word<br>Successful Wo   | Program    |              | When this bit is set to "1," WSM has attempted but failed to program a word.   |  |                                  |            |  |  |  |
| 1 = 1      | STATUS (VP<br>V <sub>PP</sub> Low Deter<br>V <sub>PP</sub> OK  |            | Abort        | The V <sub>PP</sub> status bit does not provide continuous indication of V <sub>PP</sub> level. The WSM interrogates V <sub>PP</sub> level only after the Program or Erase command sequences have been entered, and informs the system if V <sub>PP</sub> has not been switched on. The V <sub>PP</sub> is also checked before the operation is verified by the WSM. The V <sub>PP</sub> status bit is not guaranteed to report accurate feedback between V <sub>PPLK</sub> max. and V <sub>PP4</sub> min. |  |                                  |            |  |  |  |
| 1 =        | DGRAM SUSF<br>Program Susp<br>Program in Pr  | ended      | · · · ·      | When program suspend is issued, WSM halts<br>execution and sets both WSMS and PSS bits to<br>"1." PSS bit remains set to "1" until a Program<br>Resume command is issued.  |  |                                  |            |  |  |  |
| 1 =<br>bl  | Block Lock StatusIf a program or erase operation is attempt1 = Program/Erase attempted on locked<br>block; Operation abortedIf a program or erase operation is attempt<br>one of the locked blocks, this bit is set by<br>WSM. The operation specified is aborted a<br>device is returned to read status mode. |            |              |  |  |                                  |            |  |  |  |
|            | SERVED FOR   |            |              | This bit is reserved for future use and should be masked out when polling the Status Register.   |  |                                  |            |  |  |  |

#### 3.3 Block Locking

The Smart 3 Advanced Boot Block flash memory architecture features two hardware-lockable parameter blocks.

#### 3.3.1 WP# = VIL FOR BLOCK LOCKING

The lockable blocks are locked when WP# =  $V_{IL}$ ; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two parameter blocks (blocks #37 and #38 for the 16-Mbit, blocks #21 and #22 for the 8-Mbit, and blocks #13 and #14 for the 4-Mbit) are lockable. For the bottom configuration, the bottom two parameter blocks (blocks #0 and #1 for 4-/8-/16-Mbit) are lockable. Unlocked blocks can be programmed or erased normally (unless V<sub>PP</sub> is below V<sub>PPLK</sub>).

#### 3.3.2 WP# = VIH FOR BLOCK UNLOCKING

WP# =  $V_{IH}$  unlocks all lockable blocks.

These blocks can now be programmed or erased.

Note that RP# does not override WP# locking as in previous Boot Block devices. WP# controls all block locking and  $V_{PP}$  provides protection against spurious writes. Table 8 defines the write protection methods.

#### Table 8. Write Protection Truth Table for Advanced Boot Block Flash Memory Family

| V <sub>PP</sub>        | WP#             | RP#             | Write Protection<br>Provided |
|------------------------|-----------------|-----------------|------------------------------|
| Х                      | Х               | V <sub>IL</sub> | All Blocks Locked            |
| V <sub>IL</sub>        | Х               | V <sub>IH</sub> | All Blocks Locked            |
| $\geq V_{PPLK}$        | V <sub>IL</sub> | V <sub>IH</sub> | Lockable Blocks<br>Locked    |
| $\geq V_{\text{PPLK}}$ | V <sub>IH</sub> | V <sub>IH</sub> | All Blocks Unlocked          |

#### 3.4 V<sub>PP</sub> Program and Erase Voltages

Intel's Smart 3 products provide in-system programming and erase at 2.7 V. For customers requiring fast programming in their manufacturing environment, Smart 3 includes an additional low-cost 12 V programming feature.

The 12 V V<sub>PP</sub> mode enhances programming performance during the short period of time typically found in manufacturing processes; however, it is not intended for extended use. 12 V may be applied to V<sub>PP</sub> during program and erase operations for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V<sub>PP</sub> may be connected to 12 V for a total of 80 hours maximum. Stressing the device beyond these limits may cause permanent damage.

During read operations or idle times,  $V_{PP}$  may be tied to a 5 V supply. For program and erase operations, a 5 V supply is not permitted. The  $V_{PP}$  must be supplied with either 2.7 V–3.6 V or 11.4V – 12.6 V during program and erase operations.

#### 3.4.1 V<sub>PP</sub> = V<sub>IL</sub> FOR COMPLETE PROTECTION

The V<sub>PP</sub> programming voltage can be held low for complete write protection of all blocks in the flash device. When V<sub>PP</sub> is below V<sub>PPLK</sub>, any program or erase operation will result in a error, prompting the corresponding status register bit (SR.3) to be set.

### PRELIMINARY

#### 3.5 Power Consumption

Intel Flash devices have a three-tiered approach to power savings that can significantly reduce overall system power consumption. The Automatic Power Savings (APS) feature reduces power consumption when the device is idle. If the CE# is deasserted, the flash enters its standby mode, where current consumption is even lower. If RP# =  $V_{IL}$  the flash enters a deep power-down mode, where current is at a minimum. The combination of these features can minimize overall memory power consumption, and therefore, overall system power consumption.

#### 3.5.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logichigh level, the device is in the active mode. Refer to the DC Characteristics tables for  $I_{CC}$  current values. Active power is the largest contributor to overall system power consumption. Minimizing the active current could have a profound effect on system power consumption, especially for battery-operated devices.

#### 3.5.2 AUTOMATIC POWER SAVINGS (APS)

Automatic Power Savings provides low-power operation during read mode. After data is read from the memory array and the address lines are quiescent, APS circuitry places the device in a mode where typical current is comparable to I<sub>CCS</sub>. The flash stays in this static state with outputs valid until a new location is read.

#### 3.5.3 STANDBY POWER

With CE# at a logic-high level (V<sub>IH</sub>) and the device in read mode, the flash memory is in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs are placed in a high-impedance state independent of the status of the OE# signal. If CE# transitions to a logic-high level during erase or program operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.

System engineers should analyze the breakdown of standby time versus active time and quantify the respective power consumption in each mode for their specific application. This will provide a more accurate measure of application-specific power and energy requirements.

### PRELIMINARY

#### 3.5.4 DEEP POWER-DOWN MODE

The deep power-down mode is activated when RP# =  $V_{IL}$  (GND ± 0.2 V). During read modes, RP# going low de-selects the memory and places the outputs in a high impedance state. Recovery from deep power-down requires a minimum time of t<sub>PHQV</sub> (see *AC Characteristics—Read Operations*).

During program or erase modes, RP# transitioning low will abort the in-progress operation. The memory contents of the address being programmed or the block being erased are no longer valid as the data integrity has been compromised by the abort. During deep power-down, all internal circuits are switched to a low power savings mode (RP# transitioning to V<sub>IL</sub> or turning off power to the device clears the status register).

#### 3.6 Power-Up/Down Operation

The device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply,  $V_{PP}$  or  $V_{CC}$ , powers-up first.

#### 3.6.1 RP# CONNECTED TO SYSTEM RESET

The use of RP# during system reset is important with automated program/erase devices since the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization will not occur because the flash memory may be providing status information instead of array data. Intel recommends connecting RP# to the system CPU RESET# signal to allow proper CPU/flash initialization following system reset.

System designers must guard against spurious writes when  $V_{CC} > V_{LKO}$  and  $V_{PP} > V_{PPLK}$ . Since both WE# and CE# must be low for a command write, driving either signal to  $V_{IH}$  will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP# is brought to  $V_{IH}$ , regardless of the state of the control inputs. By holding the device in reset (RP# connected to system PowerGood) during power-up/down, invalid bus conditions during



power-up can be masked, providing yet another level of memory protection.

#### 3.6.2 V<sub>CC</sub>, V<sub>PP</sub> AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by V<sub>PP</sub> or CE# transitions or WSM actions. Its default state upon power-up, after exit from deep power-down mode or after V<sub>CC</sub> transitions above V<sub>LKO</sub> (lockout voltage), is read array mode.

After any program or block erase operation is complete (even after  $V_{PP}$  transitions down to  $V_{PPLK}$ ), the CUI must be reset to read array mode via the Read Array command if access to the flash memory array is desired.

#### 3.7 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling. System designers should consider three supply current issues:

- 1. Standby current levels (I<sub>CCS</sub>)
- 2. Active current levels (I<sub>CCR</sub>)
- 3. Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu F$  ceramic capacitor connected between each V<sub>CC</sub> and GND, and between its V<sub>PP</sub> and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

PRELIMINARY

#### 4.0 ELECTRICAL SPECIFICATIONS

#### 4.1 Absolute Maximum Ratings\*

Extended Operating Temperature

| During Read –40 °C to +85 °C  |
|---|
| During Block Erase<br>and Program–40 °C to +85 °C   |
| Temperature Under Bias –40 °C to +85 °C   |
| Storage Temperature65 °C to +125 °C   |
| Voltage on Any Pin<br>(except V <sub>CC</sub> , V <sub>CCQ</sub> and V <sub>PP</sub> )<br>with Respect to GND0.5 V to +5.0 V <sup>(1)</sup> |
| V <sub>PP</sub> Voltage (for Block<br>Erase and Program)<br>with Respect to GND –0.5 V to +13.5 V <sup>(1,2,4)</sup>                        |
| V <sub>CC</sub> and V <sub>CCQ</sub> Supply Voltage<br>with Respect to GND –0.2 V to +5.0 V <sup>(1)</sup>                                  |
| Output Short Circuit Current100 mA <sup>(3)</sup>   |

NOTICE: This datasheet contains preliminary information on new products in production. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

\* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.

#### NOTES:

- 1. Minimum DC voltage is -0.5 V on input/output pins, with allowable undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins is V<sub>CC</sub> + 0.5V, with allowable overshoot to V<sub>CC</sub> + 2.0 V for periods < 20 ns.
- 2. Maximum DC voltage on  $V_{PP}$  may overshoot to +14.0 V for periods < 20 ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.
- 4. VPP Program voltage is normally 2.7 V-3.6 V.

#### 4.2 Operating Conditions

| Symbol            | Parameter                      | Notes | Min     | Max  | Units  |
|-------------------|--------------------------------|-------|---------|------|--------|
| T <sub>A</sub>    | Operating Temperature          |       | -40     | +85  | °C     |
| V <sub>CC1</sub>  | V <sub>CC</sub> Supply Voltage | 1     | 2.7     | 3.6  | Volts  |
| V <sub>CC2</sub>  |                                |       | 2.7     | 2.85 |        |
| V <sub>CC3</sub>  |                                |       | 2.7     | 3.3  |        |
| V <sub>CCQ1</sub> | I/O Supply Voltage             | 1     | 2.7     | 3.6  | Volts  |
| V <sub>CCQ2</sub> |                                |       | 1.65    | 2.5  |        |
| V <sub>CCQ3</sub> |                                |       | 1.8     | 2.5  |        |
| V <sub>PP1</sub>  | Program and Erase Voltage      | 1     | 2.7     | 3.6  | Volts  |
| V <sub>PP2</sub>  |                                |       | 2.7     | 2.85 |        |
| V <sub>PP3</sub>  |                                |       | 2.7     | 3.3  |        |
| V <sub>PP4</sub>  |                                | 2, 3  | 11.4    | 12.6 |        |
| Cycling           | Block Erase Cycling            | 3     | 100,000 |      | Cycles |

NOTES:

1.  $V_{CC1}$ ,  $V_{CCQ1}$ , and  $V_{PP3}$  must share the same supply when all three are between 2.7 V and 3.6 V.

2. During read operations or idle time, 5 V may be applied to  $V_{PP}$  indefinitely.  $V_{PP}$  must be at valid levels for program and erase operations

 Applying V<sub>PP</sub> = 11.4 V–12.6 V during a program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V<sub>PP</sub> may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details.

### 4.3 Capacitance

 $T_A = 25 \ ^\circ C$ , f = 1 MHz

| Sym             | Parameter          | Notes | Тур | Max | Units | Conditions             |
|-----------------|--------------------|-------|-----|-----|-------|------------------------|
| C <sub>IN</sub> | Input Capacitance  | 1     | 6   | 8   | pF    | V <sub>IN</sub> = 0 V  |
| COUT            | Output Capacitance | 1     | 10  | 12  | pF    | V <sub>OUT</sub> = 0 V |

NOTE:

1. Sampled, not 100% tested.



# int<sub>el</sub>.

#### 4.4 DC Characteristics<sup>(1)</sup>

|  |   | Vcc  | 2.7 V- | -3.6 V | 2.7V- | 2.85V | 2.7 V- | -3.3 V |      |  |
|--|---|------|--------|--------|-------|-------|--------|--------|------|--|
|  |   | Vccq | 2.7 V  | -3.6 V | 1.65V | –2.5V | 1.8V-  | -2.5V  |      |  |
| Sym                                    | Parameter                                   | Note | Тур    | Max    | Тур   | Max   | Тур    | Max    | Unit | Test Conditions  |
| I <sub>LI</sub>                        | Input Load Current                          | 6    |        | ± 1    |       | ± 1   |        | ± 1    | μA   | $V_{CC} = V_{CC}Max$<br>$V_{CCQ} = V_{CCQ}Max$<br>$V_{IN} = V_{CCQ} \text{ or GND}$  |
| I <sub>LO</sub>                        | Output Leakage<br>Current                   | 6    |        | ± 10   |       | ± 10  |        | ± 10   | μA   | $V_{CC} = V_{CC}Max$<br>$V_{CCQ} = V_{CCQ}Max$<br>$V_{IN} = V_{CCQ} \text{ or GND}$  |
| I <sub>CCS</sub>                       | V <sub>CC</sub> Standby Current             | 6    | 18     | 35     | 20    | 50    | 150    | 250    | μA   | $V_{CC} = V_{CC}Max$<br>$CE\# = RP\# = V_{CC}$<br>or during Program/<br>Erase Suspend  |
| I <sub>CCD</sub>                       | V <sub>CC</sub> Power-Down<br>Current       | 6    | 7      | 20     | 7     | 20    | 7      | 20     | μA   | $V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or } GND$ $RP\# = GND \pm 0.2 \text{ V}$  |
| I <sub>CCR</sub>                       | V <sub>CC</sub> Read Current                | 4,6  | 10     | 18     | 8     | 15    | 9      | 15     | mA   | $\begin{split} V_{CC} &= V_{CC} Max \\ V_{CCQ} &= V_{CCQ} Max \\ OE\# &= V_{IH}, CE\# = V_{IL} \\ f &= 5 \text{ MHz}, I_{OUT} = 0\text{mA} \\ Inputs &= V_{IL} \text{ or } V_{IH} \end{split}$ |
| Iccw                                   | V <sub>CC</sub> Program<br>Current          | 3,6  | 8      | 20     | 8     | 20    | 8      | 20     | mA   | V <sub>PP</sub> = V <sub>PP1, 2, 3, 4</sub><br>Program in Progress   |
| I <sub>CCE</sub>                       | V <sub>CC</sub> Erase Current               | 3,6  | 8      | 20     | 8     | 20    | 8      | 20     | mA   | $V_{PP} = V_{PP1, 2, 3, 4}$<br>Erase in Progress   |
| I <sub>PPD</sub>                       | V <sub>PP</sub> Deep Power-<br>Down Current |      | 0.2    | 5      | 0.2   | 5     | 0.2    | 5      | μA   | RP# = GND ± 0.2 V  |
| I <sub>PPR</sub>                       | V <sub>PP</sub> Read Current                |      | 2      | ±15    | 2     | ±15   | 2      | ±15    | μA   | $V_{PP} \le V_{CC}$  |
|  |   | 3    | 50     | 200    | 50    | 200   | 50     | 200    | μA   | $V_{PP} > V_{CC}$  |
| I <sub>PPW</sub>                       | V <sub>PP</sub> Program<br>Current          | 3    | 10     | 35     | 10    | 35    | 10     | 35     | mA   | V <sub>PP</sub> =V <sub>PP1, 2, 3</sub><br>Program in Progress   |
|  |   |      | 2      | 10     | 2     | 10    | 2      | 10     | mA   | $V_{PP} = V_{PP4}$<br>Program in Progress  |
| I <sub>PPE</sub>                       | V <sub>PP</sub> Erase Current               | 3    | 12     | 25     | 13    | 25    | 13     | 25     | mA   | V <sub>PP</sub> = V <sub>PP1, 2, 3</sub><br>Program in Progress  |
|  |   |      | 8      | 25     | 8     | 25    | 8      | 25     | mA   | $V_{PP} = V_{PP4}$<br>Program in Progress  |
| I <sub>PPES</sub><br>I <sub>PPWS</sub> | V <sub>PP</sub> Erase Suspend<br>Current    | 3    | 50     | 200    | 50    | 200   | 50     | 200    | μA   | V <sub>PP</sub> = V <sub>PP1, 2, 3, 4</sub><br>Program or Erase<br>Suspend in Progress   |

## intel®

|                   |   | $v_{cc}$         | 2.7 V-                    | -3.6 V | 2.7 V–                    | 2.85 V | 2.7 V-                    | -3.3 V |      |   |
|-------------------|---|------------------|---------------------------|--------|---------------------------|--------|---------------------------|--------|------|---|
|                   |   | V <sub>CCQ</sub> | 2.7 V-                    | -3.6 V | 1.65 V                    | –2.5 V | 1.8 V-                    | -2.5 V |      |   |
| Sym               | Parameter                                   | Note             | Min                       | Max    | Min                       | Max    | Min                       | Max    | Unit | Test Conditions   |
| V <sub>IL</sub>   | Input Low Voltage                           |                  | -0.4                      | 0.4    | -0.2                      | 0.2    | -0.2                      | 0.2    | V    |   |
| $V_{\text{IH}}$   | Input High Voltage                          |                  | V <sub>CCQ</sub><br>-0.4V |        | V <sub>CCQ</sub><br>-0.2V |        | V <sub>CCQ</sub><br>-0.2V |        | V    |   |
| V <sub>OL</sub>   | Output Low<br>Voltage                       |                  |                           | 0.10   | -0.10                     | 0.10   | -0.10                     | 0.10   | V    | $V_{CC} = V_{CC}Min$ $V_{CCQ} = V_{CCQ}Min$ $I_{OL} = 100 \ \mu A$      |
| V <sub>OH</sub>   | Output High<br>Voltage                      |                  | V <sub>CCQ</sub><br>-0.1V |        | V <sub>CCQ</sub><br>-0.1V |        | V <sub>CCQ</sub><br>-0.1V |        | V    | $V_{CC} = V_{CC}Min$<br>$V_{CCQ} = V_{CCQ}Min$<br>$I_{OH} = -100 \mu A$ |
| V <sub>PPLK</sub> | V <sub>PP</sub> Lock-Out<br>Voltage         | 2                | 1.5                       | 1.5    |                           | 1.5    |                           | 1.5    | V    | Complete Write<br>Protection  |
| $V_{PP1}$         | V <sub>PP</sub> during                      | 2                | 2.7                       | 3.6    |                           |        |                           |        | V    |   |
| $V_{PP2}$         | Program and                                 | 2                |                           |        | 2.7                       | 2.85   |                           |        | V    |   |
| $V_{PP3}$         | Erase Operations                            | 2                |                           |        |                           |        | 2.7                       | 3.3    | V    |   |
| $V_{PP4}$         |   | 2,5              | 11.4                      | 12.6   | 11.4                      | 12.6   | 11.4                      | 12.6   | V    |   |
| V <sub>LKO</sub>  | V <sub>CC</sub> Prog/Erase<br>Lock Voltage  |                  | 1.5                       |        | 1.5                       |        | 1.5                       |        | V    |   |
| $V_{LKO2}$        | V <sub>CCQ</sub> Prog/Erase<br>Lock Voltage |                  | 1.2                       |        | 1.2                       |        | 1.2                       |        | V    |   |

#### 4.4 DC Characteristics(Continued)

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at nominal  $V_{CC}$ ,  $T_A = +25$  °C.

Erase and program are inhibited when V<sub>PP</sub> < V<sub>PPLK</sub> and not guaranteed outside the valid V<sub>PP</sub> ranges of V<sub>PP1</sub>, V<sub>PP2</sub>, and V<sub>PP3</sub>. For read operations or during idle time, a 5 V supply may be applied to V<sub>PP</sub> indefinitely. However, V<sub>PP</sub> must be at valid levels for program and erase operations.

3. Sampled, not 100% tested.

4. Automatic Power Savings (APS) reduces I<sub>CCR</sub> to approximately standby levels in static operation.

5. Applying V<sub>PP</sub> = 11.4 V–12.6 V during program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V<sub>PP</sub> may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details. For read operations or during idle time, a 5 V supply may be applied to V<sub>PP</sub> indefinitely. However, V<sub>PP</sub> must be at valid levels for program and erase operations.

 Since each column lists specifications for a different V<sub>CC</sub> and V<sub>CCQ</sub> voltage range combination, the test conditions V<sub>CCQ</sub>Max, V<sub>CCQ</sub>Max, V<sub>CCQ</sub>Min, and V<sub>CCQ</sub>Min refer to the maximum or minimum V<sub>CC</sub> or V<sub>CCQ</sub> voltage listed at the top of each column.

PRELIMINARY

# int<sub>el</sub>.




Figure 5. Input Range and Measurement Points




Figure 6. Test Configuration

#### Test Configuration Component Values for Worst Case Speed Conditions

| Test Configuration  | C∟(pF) | <b>R</b> <sub>1</sub> (Ω) | <b>R</b> <sub>2</sub> (Ω) |
|---------------------|--------|---------------------------|---------------------------|
| Vccq1 Standard Test | 50     | 25 K                      | 25 K                      |
| VCCQ2 Standard Test | 50     | 16.7 K                    | 16.7 K                    |

NOTE:

CL includes jig capacitance.

## intel®

### 4.5 AC Characteristics —Read Operations<sup>(1)</sup>

|     |                   | Product   | 3.0 \       | /–3.6 V | 80  | ns  |       |     | 100 | ns  |     |      |      |
|-----|-------------------|---|-------------|---------|-----|-----|-------|-----|-----|-----|-----|------|------|
|     |                   |   | 2.7 \       | /–3.6 V |     |     | 90 ns |     |     |     | 110 | ) ns |      |
| #   | Sym               | Paramet   | er          | Note    | Min | Max | Min   | Max | Min | Max | Min | Max  | Unit |
| R1  | t <sub>AVAV</sub> | Read Cycle Time   |             |         | 80  |     | 90    |     | 100 |     | 110 |      | ns   |
| R2  | t <sub>AVQV</sub> | Address to<br>Output Delay  | y           |         |     | 80  |       | 90  |     | 100 |     | 110  | ns   |
| R3  | t <sub>ELQV</sub> | CE# to Outp<br>Delay  | ut          | 2       |     | 80  |       | 90  |     | 100 |     | 110  | ns   |
| R4  | t <sub>GLQV</sub> | OE# to Outp<br>Delay  | ut          | 2       |     | 30  |       | 30  |     | 30  |     | 30   | ns   |
| R5  | t <sub>PHQV</sub> | RP# to Outp<br>Delay  | ut          |         |     | 600 |       | 600 |     | 600 |     | 600  | ns   |
| R6  | t <sub>ELQX</sub> | CE# to Outp<br>Low Z  | ut in       | 3       | 0   |     | 0     |     | 0   |     | 0   |      | ns   |
| R7  | t <sub>GLQX</sub> | OE# to Outp<br>Low Z  | ut in       | 3       | 0   |     | 0     |     | 0   |     | 0   |      | ns   |
| R8  | t <sub>EHQZ</sub> | CE# to Outp<br>High Z   | ut in       | 3       |     | 25  |       | 25  |     | 25  |     | 25   | ns   |
| R9  | t <sub>GHQZ</sub> | OE# to Outp<br>High Z   | ut in       | 3       |     | 25  |       | 25  |     | 25  |     | 25   | ns   |
| R10 | t <sub>OH</sub>   | Output Hold<br>Address, CE<br>OE# Change<br>Whichever<br>Occurs First | #, or<br>e, | 3       | 0   |     | 0     |     | 0   |     | 0   |      | ns   |

NOTES:

1. See AC Waveform: Read Operations.

2. OE# may be delayed up to  $t_{ELQV}$ - $t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ .

3. Sampled, but not 100% tested.

PRELIMINARY

# intel




Figure 7. AC Waveform: Read Operations

## intel®

|     |  | Product  | 3.0 V -        | - 3.6 V | 80  |     | 100 |     |      |
|-----|--|--|----------------|---------|-----|-----|-----|-----|------|
|     |  |  | 2.7 V -        | - 3.6 V |     | 90  |     | 110 |      |
| #   | Symbol                                   | Parameter  |                | Note    | Min | Min | Min | Min | Unit |
| W1  | t <sub>PHWL</sub> /<br>t <sub>PHEL</sub> | RP# High Recovery to W<br>(CE#) Going Low        | ′E#            |         | 600 | 600 | 600 | 600 | ns   |
| W2  | t <sub>ELWL</sub> /<br>t <sub>WLEL</sub> | CE# (WE#) Setup to WE<br>(CE#) Going Low         | #              |         | 0   | 0   | 0   | 0   | ns   |
| W3  | t <sub>ELEH</sub> /<br>t <sub>WLWH</sub> | WE# (CE#) Pulse Width                            | 4              | 70      | 70  | 70  | 70  | ns  |      |
| W4  | t <sub>DVWH</sub> /<br>t <sub>DVEH</sub> | Data Setup to WE# (CE#<br>Going High             | <sup>±</sup> ) | 2       | 50  | 50  | 60  | 60  | ns   |
| W5  | t <sub>AVWH</sub> /<br>t <sub>AVEH</sub> | Address Setup to WE# (<br>Going High             | 2              | 70      | 70  | 70  | 70  | ns  |      |
| W6  | t <sub>WHEH</sub> /<br>t <sub>EHWH</sub> | CE# (WE#) Hold Time fro<br>WE# (CE#) High        | om             |         | 0   | 0   | 0   | 0   | ns   |
| W7  | t <sub>WHDX</sub> /<br>t <sub>EHDX</sub> | Data Hold Time from WE<br>(CE#) High             | #              | 2       | 0   | 0   | 0   | 0   | ns   |
| W8  | t <sub>WHAX</sub> /<br>t <sub>EHAX</sub> | Address Hold Time from (CE#) High                | WE#            | 2       | 0   | 0   | 0   | 0   | ns   |
| W9  | t <sub>WHWL</sub> /<br>t <sub>EHEL</sub> | WE# (CE#) Pulse Width High                       |                | 4       | 30  | 30  | 30  | 30  | ns   |
| W10 | t <sub>VPWH</sub> /<br>t <sub>VPEH</sub> | V <sub>PP</sub> Setup to WE# (CE#) Going<br>High |                | 3       | 200 | 200 | 200 | 200 | ns   |
| W11 | t <sub>QVVL</sub>                        | V <sub>PP</sub> Hold from Valid SRD              | )              | 3       | 0   | 0   | 0   | 0   | ns   |

#### 4.6 AC Characteristics —Write Operations<sup>(1)</sup>

#### NOTES:

1. Read timing characteristics during program suspend and erase suspend are the same & during read-only operations.

2. Refer to command definition table (Table 6) for valid  $A_{\!N}\,\text{or}\,D_{\!I\!N}$ 

3. Sampled, but not 100% tested.

4. Write pulse width (t<sub>WP</sub>) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence, t<sub>WP</sub> = t<sub>WLWH</sub> = t<sub>ELEH</sub> = t<sub>WLEH</sub> = t<sub>ELWH</sub>. Similarly, Write pulse width high (t<sub>WPH</sub>) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes low first). Hence, t<sub>WPH</sub> = t<sub>WHWL</sub> = t<sub>ELEL</sub> = t<sub>WHWL</sub> = t<sub>ELEL</sub> = t<sub>WHWL</sub> = t<sub>ELEL</sub> = t<sub>WHWL</sub> = t<sub>ELWL</sub>.

PRELIMINARY

#### 4.7 Program and Erase Timings

|   |   | V <sub>PP</sub> | 2.7 V-             | -3.6 V | 11.4 V-            | -12.6 V |      |
|---|---|-----------------|--------------------|--------|--------------------|---------|------|
| Symbol                                  | Parameter                                   | Note            | Typ <sup>(1)</sup> | Max    | Typ <sup>(1)</sup> | Max     | Unit |
| t <sub>BWPB</sub>                       | 8-KB Parameter Block<br>Program Time (Byte) | 2, 3            | 0.16               | 0.48   | 0.08               | 0.24    | S    |
|   | 4-KW Parameter Block<br>Program Time (Word) | 2, 3            | 0.10               | 0.30   | 0.03               | 0.12    | S    |
| t <sub>BWMB</sub>                       | 64-KB Main Block<br>Program Time (Byte)     | 2, 3            | 1.2                | 3.7    | 0.6                | 1.7     | S    |
|   | 32-KW Main Block<br>Program Time(Word)      | 2, 3            | 0.8                | 2.4    | 0.24               | 1       | S    |
| t <sub>WHQV1</sub> / t <sub>EHQV1</sub> | Byte Program Time                           | 2, 3            | 17                 | 165    | 8                  | 185     | μs   |
|   | Word Program Time                           | 2, 3            | 22                 | 200    | 8                  | 185     | μs   |
| t <sub>WHQV2</sub> / t <sub>EHQV2</sub> | 8-KB Parameter Block<br>Erase Time (Byte)   | 2, 3            | 1                  | 5      | 0.8                | 4.8     | S    |
|   | 4-KW Parameter Block<br>Erase Time (Word)   | 2, 3            | 0.5                | 5      | 0.4                | 4.8     | S    |
| t <sub>WHQV3</sub> / t <sub>EHQV3</sub> | 64-KB Main Block<br>Erase Time (Byte)       | 2, 3            | 1                  | 8      | 1                  | 7       | S    |
|   | 32-KW Main Block<br>Erase Time (Word)       | 2, 3            | 1                  | 8      | 0.6                | 7       | S    |
| t <sub>WHRH1</sub> / t <sub>EHRH1</sub> | Program Suspend Latency                     |                 | 5                  | 10     | 5                  | 10      | μs   |
| t <sub>WHRH2</sub> / t <sub>EHRH2</sub> | Erase Suspend Latency                       |                 | 5                  | 20     | 6                  | 12      | μs   |

#### NOTES:

1. Typical values measured at nominal voltages and  $T_A$  = +25 °C.

2. Excludes external system-level overhead.

3. Sampled, not 100% tested.

## intel®




Figure 8. AC Waveform: Program and Erase Operations

PRELIMINARY

#### 5.0 RESET OPERATIONS




Figure 9. AC Waveform: Deep Power-Down/Reset Operation

#### **Reset Specifications**

|                   |  |       | Vcc = 2 |     |      |
|-------------------|--|-------|---------|-----|------|
| Symbol            | Parameter  | Notes | Min     | Max | Unit |
| t <sub>PLPH</sub> | RP# Low to Reset during Read (If RP# is tied to $V_{CC}$ , this specification is not applicable) | 1,3   | 100     |     | ns   |
| t <sub>PLRH</sub> | RP# Low to Reset during Block Erase or Program   | 2,3   |         | 22  | μs   |


NOTES:

1. If  $t_{PLPH}$  is <100 ns the device may still RESET but this is not guaranteed.

2. If RP# is asserted while a block erase or word program operation is not executing, the reset will complete within 100 ns.

3. Sampled, but not 100% tested.

#### 6.0 ORDERING INFORMATION



PRELIMINARY

#### 7.0 ADDITIONAL INFORMATION<sup>(1,2)</sup>

| Order Number                         | Document/Tool   |
|--------------------------------------|---|
| 210830                               | 1997 Flash Memory Databook  |
|                                      | Smart 3 Advanced Boot Block Algorithms ('C' and assembly)<br>http://developer.intel.com/design/flcomp |
| Contact your Intel<br>Representative | Flash Data Integrator (FDI) Software Developer's Kit  |
| 297874                               | FDI Interactive: Play with Intel's Flash Data Integrator on Your PC                                   |

NOTE:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.Intel.com or http://developer.intel.com for technical documentation and tools.




## APPENDIX A WRITE STATE MACHINE CURRENT/NEXT STATES

|                                 |      |                      |                            |                              |                            | Command                       | I Input (and N                          | lext State)                          |                             |                             |                            |  |
|---------------------------------|------|----------------------|----------------------------|------------------------------|----------------------------|-------------------------------|---|--------------------------------------|-----------------------------|-----------------------------|----------------------------|--|
| Current<br>State                | SR.7 | Data<br>When<br>Read | Read<br>Array<br>(FFH)     | Program<br>Setup<br>(40/10H) | Erase<br>Setup<br>(20H)    | Erase<br>Confirm<br>(D0H)     | Program /<br>Erase<br>Susp.<br>(B0H)    | Program /<br>Erase<br>Resume<br>(D0) | Read<br>Status<br>(70H)     | Clear<br>Status<br>(50H)    | Read ID<br>(90H)           |  |
| Read Array                      | "1"  | Array                | Read<br>Array              | Program<br>Setup             | Erase<br>Setup             |                               | Read Array                              |                                      | Read<br>Status              | Read<br>Array               | Read<br>Identifier         |  |
| Program<br>Setup                | "1"  | Status               | Pgm. <sup>1</sup>          |                              | Ρ                          | rogram (Com                   | imand input =                           | Data to be pr                        | ogrammed                    | 1)                          |                            |  |
| Program<br>(Not Comp.)          | "0"  | Status               |                            | Prog                         | gram                       | Pgm Susp. Progra<br>to Status |   |                                      |                             | Iram                        |                            |  |
| Program<br>(Complete)           | "1"  | Status               | Read<br>Array              | Program<br>Setup             | Erase<br>Setup             |                               | Read Array                              |                                      | Read<br>Status              | Read<br>Array               | Read<br>Identifier         |  |
| Program<br>Suspend to<br>Status | "1"  | Status               | Prog.<br>Susp. to<br>Array | Program S<br>to Ari          |                            | Program                       | am Program Program<br>Susp. to<br>Array |                                      | Prog.<br>Susp. to<br>Status | Program Suspend to<br>Array |                            |  |
| Program<br>Suspend to<br>Array  | "1"  | Array                | Prog.<br>Susp. to<br>Array | Program S<br>to Ar           |                            | Program                       | Program<br>Susp. to<br>Array            | Program                              | Prog.<br>Susp. to<br>Status | Prog.<br>Susp. to<br>Array  | Prog.<br>Susp. to<br>Array |  |
| Erase Setup                     | "1"  | Status               | Eras                       | e Command                    | Error                      | Erase                         | Erase<br>Cmd. Err.                      | Erase                                | Eras                        | e Comman                    | d Error                    |  |
| Erase<br>Cmd. Error             | "1"  | Status               | Read<br>Array              | Program<br>Setup             | Erase<br>Setup             |                               | Read Array                              |                                      | Read<br>Status              | Read<br>Array               | Read<br>Identifier         |  |
| Erase<br>(Not Comp)             | "0"  | Status               |                            | Era                          | ase                        |                               | Ers. Susp.<br>to Status                 |                                      | Era                         | ase                         |                            |  |
| Erase<br>(Complete)             | "1"  | Status               | Read<br>Array              | Program<br>Setup             | Erase<br>Setup             |                               | Read Array                              |                                      | Read<br>Status              | Read<br>Array               | Read<br>Identifier         |  |
| Erase<br>Suspend to<br>Status   | "1"  | Status               | Erase<br>Susp. to<br>Array | Program<br>Setup             | Erase<br>Susp. to<br>Array | Erase                         | Erase<br>Susp. to<br>Array              | Erase                                | Erase<br>Susp. to<br>Status |                             | Suspend<br>Array           |  |
| Erase. Susp.<br>to Array        | "1"  | Array                | Erase<br>Susp. to<br>Array | Program<br>Setup             | Erase<br>Susp. to<br>Array | Erase                         | Erase<br>Susp. to<br>Array              | Erase                                | Erase<br>Susp. to<br>Status |                             | Suspend<br>Array           |  |
| Read Status                     | "1"  | Status               | Read<br>Array              | Program<br>Setup             | Erase<br>Setup             |                               | Read Array                              |                                      | Read<br>Status              | Read<br>Array               | Read<br>Identifier         |  |
| Read<br>Identifier              | "1"  | ID                   | Read<br>Array              | Program<br>Setup             | Erase<br>Setup             |                               | Read Array                              |                                      | Read<br>Status              | Read<br>Array               | Read<br>Identifier         |  |

 You cannot program "1"s to the flash. Writing FFH following the Program Setup will initiate the internal program algorithm of the WSM. Although the algorithm will execute, array data is not changed. The WSM returns to read status mode without reporting any error. Assuming V<sub>PP</sub> > V<sub>PPLK</sub> writing a second FFH while in read status mode will return the flash to read array mode.

PRELIMINARY

### APPENDIX B ACCESS TIME VS. CAPACITIVE LOAD (tAVQV vs. CL)




This chart shows a derating curve for device access time with respect to capacitive load. The value in the *DC Characteristics* section of the specification corresponds to  $C_L = 50 \text{ pF}$ .

#### NOTE:

Sampled, but not 100% tested



APPENDIX C ARCHITECTURE BLOCK DIAGRAM



PRELIMINARY



### APPENDIX D SMART 3 ADVANCED BOOT BLOCK MEMORY MAPS

See the following pages.

PRELIMINARY

# intel®

|                            | Mbit Advanced Boot<br>Block | 8-                      | Mbit Advanced Boot<br>Block | 16                         | Mbit Advanced Boot<br>Block |   |
|----------------------------|-----------------------------|-------------------------|-----------------------------|----------------------------|-----------------------------|---|
| 1FFFFF<br>1FE000           | 8-Kbyte Block 38            | FFFFF                   | 8-Kbyte Block 22            | 1FFFFF                     | 64-Kbyte Block 38           |   |
| 1FDFFF                     | 8-Kbyte Block 37            | FE000<br>FDFFF          | 8-Kbyte Block 21            | 1F0000<br>1EFFFF           | 64-Kbyte Block 37           |   |
| 1FC000<br>1FBFFF<br>1FA000 | 8-Kbyte Block 36            | FC000<br>FBFFF          | 8-Kbyte Block 20            | 1E0000<br>1DFFFF           | 64-Kbyte Block 36           |   |
| 1F9FFF<br>1F8000           | 8-Kbyte Block 35            | FA000<br>F9FFF          | 0 Khista Diash              | 1D0000<br>1CFFFF           |                             |   |
| 1F7FFF                     | 8-Kbyte Block 34            | F8000<br>F7FFF          | 0 Khute Diesk               | 1C0000<br>1BFFFF           |                             |   |
| 1F6000<br>1F5FFF           | 8-Kbyte Block 33            | F6000<br>F5FFF          | 0 Khuta Disak               | 1B0000<br>1AFFFF           |                             |   |
| 1F4000<br>1F3FFF           | 8-Kbyte Block 32            | F4000<br>F3FFF          | 8-Kbyte Block 17            | 1A0000<br>19FFFF           | 64-Kbyte Block 33           |   |
| 1F2000<br>1F1FFF           | 8-Kbyte Block 31            | F2000<br>F1FFF          | 8-Kbyte Block 16            | 190000<br>18FFFF           | 64-Kbyte Block 32           |   |
| 1F0000<br>1EFFFF           | 64-Kbyte Block 30           | F0000<br>EFFFF          | 8-Kbyte Block 15            | 180000<br>17FFFF           | 64-Kbyte Block 31           |   |
| 1E0000<br>1DFFFF           |                             | E0000<br>DFFFF          | 64-Kbyte Block 14           | 170000<br>16FFFF           | 64-Kbyte Block 30           |   |
| 1D0000<br>1CFFFF           |                             | D0000<br>CFFFF          | 64-Kbyte Block 13           | 160000                     | 64-Kbyte Block 29           |   |
| 1C0000<br>1BFFFF           | 64-Kbyte Block 28           | C0000                   | 64-Kbyte Block 12           | 15FFFF<br>150000           | 64-Kbyte Block 28           |   |
| 1B0000<br>1AFFFF           | 64-Kbyte Block 27           | BFFFF<br>B0000          | 64-Kbyte Block 11           | 14FFFF<br>140000           | 64-Kbyte Block 27           |   |
| 1A0000<br>19FFFF           | 64-Kbyte Block 26           | AFFFF<br>A0000<br>9FFFF | 64-Kbyte Block 10           | 13FFFF<br>130000           | 64-Kbyte Block 26           |   |
| 190000<br>18FFFF           | 64-Kbyte Block 25           | 90000                   | 64-Kbyte Block 9            | 12FFFF                     | 64-Kbyte Block 25           |   |
| 180000<br>17FFF            | 64-Kbyte Block 24           | 8FFFF<br>80000          | 64-Kbyte Block 8            | 120000<br>11FFFF           | 64-Kbyte Block 24           | 8-Mbit Advanced Boot                      |
| 170000                     | 64-Kbyte Block 23           | 7FFFF<br>70000          | 64-Kbyte Block 7            | 110000<br>10FFFF<br>100000 | 64-Kbyte Block 23           | Block                                     |
| 16FFFF<br>160000<br>15FFFF | 64-Kbyte Block 22           | 6FFFF<br>60000<br>5FFFF | 64-Kbyte Block 6            | FFFFF                      | 64-Kbyte Block 22           | FFFFF 64-Kbyte Block 22                   |
|                            | 64-Kbyte Block 21           | 5FFFF<br>50000          | 64-Kbyte Block 5            | F0000<br>EFFFF             | 64-Kbyte Block 21           | EFFFF 64-Kbyte Block 21                   |
| 150000<br>14FFFF<br>140000 | 64-Kbyte Block 20           | 4FFFF<br>40000          | 64-Kbyte Block 4            | E0000<br>DFFFF             | 64-Kbyte Block 20           | E0000<br>DFFFF<br>D0000 64-Kbyte Block 20 |
| 13FFFF<br>130000           | 64-Kbyte Block 19           | 3FFFF                   | 64-Kbyte Block 3            | D0000<br>CFFFF             | 64-Kbyte Block 19           | CFFFF 64-Kbyte Block to                   |
| 12FFFF<br>120000           | 64-Kbyte Block 18           | 30000<br>2FFFF          | 64-Kbyte Block 2            | C0000<br>BFFFF             | 64-Kbyte Block 18           | C0000<br>BFFFF<br>64-Kbyte Block 18       |
| 11FFFF                     | 64-Kbyte Block 17           | 20000<br>1FFFF          | 64-Kbyte Block 1            | B0000<br>AFFFF             | 64-Kbyte Block 17           | AFFFF 64-Kbyte Block                      |
| 110000<br>10FFFF           | 64-Kbyte Block 16           | 10000<br>0FFFF          | 64-Kbyte Block 0            | A0000<br>9FFFF             | 64-Kbyte Block 16           | 9FFFF 64-Kbyte Block to                   |
| 100000<br>FFFFF            | 64-Kbyte Block 15           | 00000                   | , ,                         | 90000<br>8FFFF             |                             | 8FFFF 64-Kbyte Block                      |
| F0000<br>EFFFF             | 64-Kbyte Block 14           |                         |                             | 80000<br>7FFFF             |                             | 7FFFF 64-Kbyte Block                      |
| E0000<br>DFFFF             | 64-Kbyte Block 13           |                         |                             | 70000<br>6FFFF             |                             | 6FFFF                                     |
| D0000<br>CFFFF             | 64-Kbyte Block 12           |                         |                             | 60000<br>5FFFF             |                             | 5FFFF                                     |
| C0000<br>BFFFF             | 64-Kbyte Block 11           |                         |                             | 50000<br>4FFFF             |                             | 50000<br>4FFFF                            |
| B0000<br>AFFFF             | 64-Kbyte Block 10           |                         |                             | 40000<br>3FFFF             | 64-Kbyte Block 11           | 3EFEE C4 Khuta Diagle                     |
| A0000<br>9FFFF             | 64-Kbyte Block 9            |                         |                             | 30000<br>2FFFF             | 64-Kbyte Block 10           | 30000<br>2FFFF                            |
| 90000<br>8FFFF             | 64-Kbyte Block              |                         |                             | 20000<br>1FFFF             | 64-Kbyte Block 9            | 20000<br>1FFFF                            |
| 80000<br>7FFFF             | 64-Kbyte Block 7            |                         |                             | 10000<br>0FFFF             | 64-Kbyte Block 8            | 10000<br>0FFFF                            |
| 70000<br>6FFFF             |                             |                         |                             | 0E000<br>0DFFF             | 8-Kbyte Block 7             | 0E000 8-KDyte Block 7                     |
| 60000<br>5FFFF             |                             |                         |                             | 0C000<br>0BFFF             | 8-Kbyte Block 6             | 0C000 8-Kbyte Block 6                     |
| 50000<br>4FFFF             |                             |                         |                             | 0A000                      | 8-Kbyte Block 5             | 0A000<br>00FEE                            |
| 40000<br>3FFFF             | 64-Kbyte Block 4            |                         |                             | 09FFF<br>08000             | 8-Kbyte Block 4             | 09FFF 8-Kbyte Block 4                     |
| 30000                      | 64-Kbyte Block 3            |                         |                             | 07FFF<br>06000             | 8-Kbyte Block 3             | 07FFF 8-Kbyte Block 3                     |
| 2FFFF<br>20000             | 64-Kbyte Block 2            |                         |                             | 05FFF                      | 8-Kbyte Block 2             | 05FFF 8-Kbyte Block 2                     |
| 1FFFF<br>10000             | 64-Kbyte Block 1            |                         |                             | 04000<br>03FFF             | 8-Kbyte Block 1             | 03FFF 8-Kbyte Block                       |
| 0FFFF<br>000000            | 64-Kbyte Block 0            |                         |                             | 02000<br>01FFF<br>00000    | 8-Kbyte Block 0             | 02000<br>01FFF<br>00000 8-Kbyte Block 0   |
|                            |                             |                         |                             | 00000                      |                             | 000000580_D1                              |
|                            |                             |                         |                             |                            |                             |   |

Advanced Boot Block Top and Bottom Boot Memory Map (Byte-Wide)

PRELIMINARY

40

# intel®

|                         | 28F160B3-T        |                         | 28F800B3-T     |    |                         | 28F400B3-T                     |        |
|-------------------------|-------------------|-------------------------|----------------|----|-------------------------|--------------------------------|--------|
| FFFFF<br>FF000          | 4-Kword Block 38  | FFFFF<br>7F000          | 4-Kword Block  | 22 | 3FFFF<br>3F000<br>3EFFF | 4-Kword Block                  | 14     |
| FEFFF                   | 4-Kword Block 37  | 7F000<br>7EFFF<br>7E000 | 4-Kword Block  | 21 | 3E000<br>3DFFF          | 4-Kword Block                  | 13     |
| FE000<br>FDFFF          | 4-Kword Block 36  | 7DFFF                   | 4-Kword Block  | 20 | 3D000<br>3CFFF          | 4-Kword Block                  | 12     |
| FD000<br>FCFFF          | 4-Kword Block 35  | 7D000<br>7CFFFF         | 4-Kword Block  | 19 | 3C000<br>3BFFF          | 4-Kword Block                  | 11     |
| FC000<br>FBFFF          | 4-Kword Block 34  | 7C000<br>7BFFF<br>7B000 | 4-Kword Block  | 18 | 3B000<br>3AFFF          | 4-Kword Block                  | 10     |
| FB000<br>FAFFF          | 4-Kword Block 33  | 7AFFF                   | 4-Kword Block  | 17 | 3A000<br>39FFF          | 4-Kword Block<br>4-Kword Block | 9      |
| FA000<br>F9FFF          | 4-Kword Block 32  | 7A000<br>79FFF          | 4-Kword Block  | 16 | 39000<br>38FFF          | 4-Kword Block                  | 7      |
| F9000<br>F8FFF          | A Konsel Direk    | 79000<br>78FFF          | 4-Kword Block  | 15 | 38000<br>37FFF          | 32-Kword Block                 |        |
| F8000<br>F7FFF          | 32-Kword Block 30 | 78000<br>77FFF          | 32-Kword Block | 14 | 30000<br>2FFFF          | 32-Kword Block                 | 6<br>5 |
| F0000<br>EFFFF          | 32-Kword Block 29 | 70000<br>6FFFF<br>68000 | 32-Kword Block | 13 | 28000<br>27FFF          | 32-Kword Block                 |        |
| E8000<br>E7FFF          |                   | 67FFF                   | 32-Kword Block | 12 | 20000<br>1FFFF          | 32-Kword Block                 | 4      |
| E0000<br>DFFFF          | 32-Kword Block 28 | 60000<br>5FFFF          | 32-Kword Block | 11 | 18000<br>17FFF          | 32-Kword Block                 | 3      |
| D8000<br>D7FFF          | 32-Kword Block 27 | 58000<br>57FFF          | 32-Kword Block |    | 10000<br>0FFFF          |                                | 2      |
| D0000<br>CFFFF          | 32-Kword Block 26 | 50000<br>4FFFF          | 32-Kword Block | 10 | 08000<br>07FFF          | 32-Kword Block                 | 1      |
| C8000<br>C7FFF          | 32-Kword Block 25 | 48000<br>47FFF          | 32-Kword Block | 9  | 00000                   | 32-Kword Block                 | 0      |
| C0000<br>BFFFF          | 32-Kword Block 24 | 40000<br>3FFFF          | 32-Kword Block | 8  |                         |                                |        |
| B8000                   | 32-Kword Block 23 | 38000<br>37FFF          |                | 7  |                         |                                |        |
| B7000<br>B0000<br>AFFFF | 32-Kword Block 22 | 30000<br>2FFFF          | 32-Kword Block | 6  |                         |                                |        |
| A8000                   | 32-Kword Block 21 | 28000<br>27FFF          | 32-Kword Block | 5  |                         |                                |        |
| A7FFF<br>A0000<br>9FFFF | 32-Kword Block 20 | 20000<br>1FFFF          | 32-Kword Block | 4  |                         |                                |        |
| 9FFFF<br>98000<br>97FFF | 32-Kword Block 19 | 18000                   | 32-Kword Block | 3  |                         |                                |        |
| 97FFF<br>90000          | 32-Kword Block 18 | 17FFF<br>10000          | 32-Kword Block | 2  |                         |                                |        |
| 8FFFF<br>88000<br>87FFF | 32-Kword Block 17 | 0FFFF<br>08000          | 32-Kword Block | 1  |                         |                                |        |
| 87FFF<br>80000          | 32-Kword Block 16 | 07FFF<br>00000          | 32-Kword Block | 0  |                         |                                |        |
| 7FFFF<br>78000          | 32-Kword Block 15 |                         |                |    |                         |                                |        |
| 77FFF                   | 32-Kword Block 14 |                         |                |    |                         |                                |        |
| 70000<br>6FFFF<br>68000 | 32-Kword Block 13 |                         |                |    |                         |                                |        |
| 67FFF                   | 32-Kword Block 12 |                         |                |    |                         |                                |        |
| 60000<br>5FFFF          | 32-Kword Block 11 |                         |                |    |                         |                                |        |
| 58000<br>57FFF          | 32-Kword Block 10 |                         |                |    |                         |                                |        |
| 50000<br>4FFFF<br>48000 | 32-Kword Block 9  |                         |                |    |                         |                                |        |
| 48000<br>47FFF<br>40000 | 32-Kword Block 8  |                         |                |    |                         |                                |        |
| 3FFFF                   | 32-Kword Block 7  |                         |                |    |                         |                                |        |
| 38000<br>37FFF          | 32-Kword Block 6  |                         |                |    |                         |                                |        |
| 30000<br>2FFFF<br>28000 | 32-Kword Block 5  |                         |                |    |                         |                                |        |
| 27FFF                   | 32-Kword Block 4  |                         |                |    |                         |                                |        |
| 20000<br>1FFFF          | 32-Kword Block 3  |                         |                |    |                         |                                |        |
| 18000<br>17FFF          | 32-Kword Block 2  |                         |                |    |                         |                                |        |
| 10000<br>0FFFF          | 22 Kword Block    |                         |                |    |                         |                                |        |
| 08000<br>07FFF          | 00 Kurral Dia d   |                         |                |    |                         |                                |        |
| 00000                   | 32-KWORD BIOCK 0  |                         |                |    |                         |                                |        |

#### Advanced Boot Block Top Boot Memory Map (Word-Wide)


# intel®

|                              | 28F160B3-B                         |                           |                                  |                         |                                  |    |
|------------------------------|------------------------------------|---------------------------|----------------------------------|-------------------------|----------------------------------|----|
| FFFF                         | 32-Kword Block 38                  | 1                         |                                  |                         |                                  |    |
| 8000<br>7FFF<br>0000<br>FFFF | 32-Kword Block 37                  | ,                         |                                  |                         |                                  |    |
| 8000                         | 32-Kword Block 36                  | ;                         |                                  |                         |                                  |    |
| 7FFF<br>0000<br>FFFF         | 32-Kword Block 35                  | ;                         |                                  |                         |                                  |    |
| 8000<br>7FFF                 | 32-Kword Block 34                  | L .                       |                                  |                         |                                  |    |
| 0000                         | 32-Kword Block 33                  | 5                         |                                  |                         |                                  |    |
| FFFF<br>8000<br>7FFF         | 32-Kword Block 32                  | <u>!</u>                  |                                  |                         |                                  |    |
| 7FFF<br>0000<br>FFFF         | 32-Kword Block 31                  |                           |                                  |                         |                                  |    |
| 8000                         | 32-Kword Block 30                  | )                         |                                  |                         |                                  |    |
| 7FFF<br>0000                 | 32-Kword Block 29                  | )                         |                                  |                         |                                  |    |
| FFFF<br>8000                 | 32-Kword Block 28                  | 1                         |                                  |                         |                                  |    |
| 7FFF<br>0000                 | 32-Kword Block 27                  | _                         |                                  |                         |                                  |    |
| FFFF<br>8000                 | 32-Kword Block 26                  | 5                         |                                  |                         |                                  |    |
| 7FFF<br>0000                 | 32-Kword Block 25                  | -                         |                                  |                         |                                  |    |
| FFFF                         | 32-Kword Block 24                  | -                         |                                  |                         |                                  |    |
| 8000<br>7FFF                 | 32-Kword Block 23                  | -                         |                                  |                         |                                  |    |
| 0000<br>FFFF                 | 32-Kword Block 22                  | -                         | 28F800B3-B                       |                         |                                  |    |
| 8000<br>7FFF                 |                                    | 7FFF                      | 32-Kword Block 22                |                         |                                  |    |
| 0000                         |                                    | 70000                     | 32-Kword Block 21                |                         |                                  |    |
| 8000<br>7FFF                 | 32-Kword Block 20                  | 68000                     | 32-Kword Block 20                |                         |                                  |    |
|                              | 32-Kword Block 19                  | 9 67FFF<br>60000          | 32-Kword Block 19                |                         |                                  |    |
| 8000                         | 32-Kword Block 18                  |                           | 32-Kword Block 18                | ]                       |                                  |    |
| 7FFF<br>0000<br>FFFF         | 32-Kword Block 17                  | 50000                     | 32-Kword Block 17                |                         |                                  |    |
| 8000                         | 32-Kword Block 16                  | 3 4FFFF<br>48000<br>47FFF | 32-Kword Block 16                |                         |                                  |    |
| 7FFF<br>0000<br>FFFF         | 32-Kword Block 15                  | 4/FFF<br>40000<br>3FFFF   | 32-Kword Block 15                | -                       | 28F400B3-B                       |    |
| FFFF<br>8000<br>7FFF         | 32-Kword Block 14                  |                           | 32-Kword Block 14                | 3FFFF                   |                                  |    |
| 0000                         | 32-Kword Block 13                  |                           | 32-Kword Block 13                | 38000<br>37FFF          | 32-Kword Block                   | 14 |
| FFFF<br>8000                 | 32-Kword Block 12                  |                           | 32-Kword Block 12                | 30000<br>2FFFF          | 32-Kword Block                   | 13 |
| 8000<br>7FFF                 | 32-Kword Block 11                  |                           | 32-Kword Block 11                | 28000<br>27FFF          | 32-Kword Block                   | 12 |
| FFFF                         | 32-Kword Block 10                  |                           | 32-Kword Block 10                | 20000<br>1FFFF          | 32-Kword Block<br>32-Kword Block | 11 |
| 8000<br>7FFF<br>0000         | 32-Kword Block 9                   | 17FFF                     | 32-Kword Block 9                 | 18000<br>17FFF          | 32-Kword Block                   | 10 |
| FFFF                         | 32-Kword Block 8                   |                           | 32-Kword Block 8                 | 10000<br>0FFFF          | 32-Kword Block                   | 9  |
| 8000<br>7FFF                 | 4-Kword Block 7                    | 07FFF                     | 4-Kword Block 7                  | 08000<br>07FFF<br>07000 | 4-Kword Block                    | 7  |
| 7000<br>6FFF                 | A Kuyard Diaak                     | 06FFF                     | 4-Kword Block 6                  | 06FFF                   | 4-Kword Block                    | 6  |
| 6000<br>5FFF                 |                                    | 05FFF                     | 4-Kword Block 5                  | 06000<br>05FFF          | 4-Kword Block                    | 5  |
| 5000<br>4FFF                 |                                    | 04FFF                     | A Kurani Dinah                   | 05000<br>04FFF          | 4-Kword Block                    |    |
| 4000                         | 4-Kword Block 4                    | 03FFF                     | 4                                | 04000<br>03FFF          | 4-Kword Block                    | 4  |
| SEFE                         | 4-Kword Block 3                    | 03000<br>02FFF            |                                  | 03000<br>02FFF          |                                  | 3  |
| 3FFF<br>3000                 |                                    |                           | 4-Kword Block 2                  | 02000                   | 4-Kword Block                    | 2  |
| 3FFF<br>3000<br>2FFF<br>2000 | 4-Kword Block 2                    | 02000                     |                                  | 04555                   |                                  |    |
| 3FFF<br>3000<br>2FFF         | 4-Kword Block 2<br>4-Kword Block 1 | 02000<br>01FFF            | 4-Kword Block 1<br>4-Kword Block | 01FFF<br>01000<br>00FFF | 4-Kword Block<br>4-Kword Block   | 1  |

Advanced Boot Block Bottom Boot Memory Map (Word-Wide)


PRELIMINARY

### APPENDIX E PROGRAM AND ERASE FLOWCHARTS



**Program Flowchart** 


# intel






PRELIMINARY

#### SMART 3 ADVANCED BOOT BLOCK



**Block Erase Flowchart** 

# intel



Erase Suspend/Resume Flowchart

PRELIMINARY